

# **MOSFET** - Power, Single N-Channel, STD Gate, SO8-FL

40 V, 0.42 mΩ, 509 A

# **NVMFWS0D4N04XM**

## **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Small Footprint (5x6 mm) with Compact Design
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

## **Applications**

- Motor Drive
- Battery Protection
- Synchronous Rectification

## **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter	Symbol	Value	Unit	
Drain-to-Source Voltage		V <sub>DSS</sub>	40	٧
Gate-to-Source Voltage		$V_{GS}$	±20	V
Continuous Drain Current	T <sub>C</sub> = 25°C	I <sub>D</sub>	509	Α
	T <sub>C</sub> = 100°C		360	
Power Dissipation	T <sub>C</sub> = 25°C	$P_{D}$	197	W
Pulsed Drain Current	T <sub>A</sub> = 25°C,	I <sub>DM</sub>	900	Α
Pulsed Source Current (Body Diode)	t <sub>p</sub> = 10 μs	I <sub>SM</sub>	900	
Operating Junction and Storage Temperature Range		$T_J$ , $T_{STG}$	-55 to +175	°C
Source Current (Body Diode)		I <sub>S</sub>	311	Α
Single Pulse Avalanche Energy	I <sub>PK</sub> = 38.6 A	E <sub>AS</sub>	2396	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## THERMAL CHARACTERISTICS

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case (Note 2)	$R_{ heta JC}$	0.76	°C/W
Thermal Resistance, Junction-to-Ambient (Notes 1, 2)	$R_{\theta JA}$	38.2	

<sup>1.</sup> Surface-mounted on FR4 board using 650 mm<sup>2</sup>, 2 oz Cu pad.

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
40 V	0.42 m $\Omega$ @ 10 V	509 A




**N-CHANNEL MOSFET** 



DFNW5 (SO-8FL WF) CASE 507BD

## MARKING DIAGRAM



A = Assembly Location

Y = Year W = Work Week

ZZ = Lot Traceability

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 2 of this data sheet.

The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V, } I_D = 250  \mu\text{A, } T_J = 25^{\circ}\text{C}$	40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	ΔV <sub>(BR)DSS</sub> / ΔT <sub>J</sub>	I <sub>D</sub> = 250 μA, Referenced to 25°C		14.9		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 40 V, T <sub>J</sub> = 25°C			1	μΑ
		V <sub>DS</sub> = 40 V, T <sub>J</sub> = 125°C			80	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA
ON CHARACTERISTICS						
Drain-to-Source On Resistance	R <sub>DS(ON)</sub>	$V_{GS} = 10 \text{ V}, I_D = 50 \text{ A}, T_J = 25^{\circ}\text{C}$		0.33	0.42	$m\Omega$
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 330 \mu A, T_J = 25^{\circ}C$	2.5	3	3.5	V
Gate Threshold Voltage Temperature Coefficient	ΔV <sub>GS(TH)</sub> / ΔT <sub>J</sub>	$V_{GS} = V_{DS}$ , $I_D = 330 \mu A$		-7.21		mV/°C
Forward Trans-conductance	9FS	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 50 A		286		S
CHARGES, CAPACITANCES & GATE RE	SISTANCE					
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1 MHz		8530		pF
Output Capacitance	C <sub>OSS</sub>			5451		
Reverse Transfer Capacitance	C <sub>RSS</sub>			72		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{DD} = 32 \text{ V}, I_D = 50 \text{ A}, V_{GS} = 10 \text{ V}$		132		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>			24.9		1
Gate-to-Source Charge	$Q_{GS}$			37.2		
Gate-to-Drain Charge	$Q_GD$			23.7		
Gate Resistance	R <sub>G</sub>	f = 1 MHz		0.42		Ω
SWITCHING CHARACTERISTICS						
Turn-On Delay Time	t <sub>d(ON)</sub>	Resistive Load, V <sub>GS</sub> = 0/10 V,		9.98		ns
Rise Time	t <sub>r</sub>	$V_{DD} = 32 \text{ V}, I_D = 50 \text{ A}, R_G = 0 \Omega$		5.49		
Turn-Off Delay Time	t <sub>d(OFF)</sub>			15.5		
Fall Time	t <sub>f</sub>			8.41		
SOURCE-TO-DRAIN DIODE CHARACTE	RISTICS					
Forward Diode Voltage	V <sub>SD</sub>	$I_S = 50 \text{ A}, V_{GS} = 0 \text{ V}, T_J = 25^{\circ}\text{C}$		0.79	1.2	V
		I <sub>S</sub> = 50 A, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125°C		0.63		
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, } I_{S} = 50 \text{ A,}$		148		ns
Charge Time	t <sub>a</sub>	dl/dt = 100 A/μs, V <sub>DD</sub> = 32 V		47.3		1
Discharge Time	t <sub>b</sub>			101		1
Reverse Recovery Charge	Q <sub>RR</sub>			337		nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVMFWS0D4N04XMT1G	0D4N4W	DFNW5 (Pb-Free)	1500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **TYPICAL CHARACTERISTICS**



1200 V<sub>DS</sub>=5V
1000

1000


600

200

T<sub>J</sub>=-55°C
T<sub>J=25°C</sub>
T<sub>J=175°C</sub>
0
1
2
3
4
5
6
7
V<sub>GS</sub>, Gate to Source Voltage(V)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate Voltage

Figure 4. On-Resistance vs. Drain Current







Figure 5. Normalized ON Resistance vs. Junction Temperature

Figure 6. Drain to Source Voltage vs Drain Leakage


## TYPICAL CHARACTERISTICS (Continued)



10 I<sub>D</sub>=50A (S) 8 8 V (D) 2 V (D) 8 V (D) 24V (D) 24V

Figure 7. Capacitance Characteristics

Figure 8. Gate Charge Characteristics







Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Characteristics






Figure 11. Safe Operating Area (SOA)

Figure 12. Avalanche Current vs. Pulse Time (UIS)

## TYPICAL CHARACTERISTICS (Continued)




Figure 13. Gate Threshold Voltage vs. Junction Temperature





Figure 14. Thermal Response

// 0.10 C

0.10 C


## DFNW5 5x6, FULL-CUT SO8FL WF CASE 507BD ISSUE O

**DATE 13 APR 2021** 




DETAIL A

SIDE VIEW




NOTES




SEATING PLANE





ITES:  DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.  CINTROLLING DIMENSION: MILLIMETERS  DIMENSIONS D1 AND E1 DD NOT INCLUDE MOLD FLASH,  PROTRUSIONS, DR GATE BURRS.  THIS PACKAGE CONTAINS WETTABLE FLANK DESIGN  FEATURES TO AID IN FILLET FORMATION ON THE LEADS  DURING MOUNTING.				
		MII	LLIMETE	RS
	DIM	MIN.	N□M.	MAX.
	А	0.90	1.00	1.10
4X θ	A1	0.00		0.05
	b	0.33	0.41	0.51
	С	0.23	0.28	0.33
	D	5.00	5.15	5.30
	D1	4.80	5.00	5.20
C SEATING	D2	3.90	4.10	4.30

DL	5	7.10	7.50
E	6.00	6.15	6.30
E1	5.70	5.90	6.10
E2	3.55	3.75	3.95
е		1.27 BSC	,
G	0.50	0.55	0.70
G1	0.26	0.36	0.46
k	1.10	1.25	1.40
L	0.50	0.60	0.70
L1	0.150 REF		
М	3.00	3.40	3.80
Δ	٥٠		120



## RECOMMENDED MOUNTING FOOTPRINT

Electronic versions are uncontrolled except when accessed directly from the Document Repository.

Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

⊕ 0.10 C A B 0.05 C	e e/2
PIN 5 (EXPOSED PAD)  G	DETAIL B  DETAIL B  N  N  N  N  N  N  N  N  N  N  N  N  N



XXXXXX **AYWZZ** 

XXXX = Specific Device Code

= Assembly Location Α

W = Work Week

ZZ = Assembly Lot

**DESCRIPTION:** 

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

**DOCUMENT NUMBER:** 

rights of others.

DFNW5 5x6, FULL-CUT SO8FL WF

98AON31027H

**PAGE 1 OF 1** 

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales