## **Power MOSFET**

# 40 V, 167 A, Single N-Channel, D<sup>2</sup>PAK & TO-220

#### **Features**

- Low R<sub>DS(on)</sub>
- High Current Capability
- Low Gate Charge
- AEC-Q101 Qualified and PPAP Capable NVB5404N
- These Devices are Pb-Free and are RoHS Compliant

#### **Applications**

- Electronic Brake Systems
- Electronic Power Steering
- Bridge Circuits

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Paran	Symbol	Value	Units		
Drain-to-Source Voltag	V <sub>DSS</sub>	40	V		
Gate-to-Source Voltage	е		$V_{GS}$	±20	V
Continuous Drain	Steady T <sub>C</sub> = 25°C		I <sub>D</sub>	167	Α
Current – R <sub>θJC</sub>	State	T <sub>C</sub> = 100°C		118	
Power Dissipation – R <sub>θJC</sub>	Steady State	T <sub>C</sub> = 25°C	P <sub>D</sub>	254	W
Continuous Drain	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	24	Α
Current – R <sub>θJA</sub> (Note 1)	State	T <sub>A</sub> = 100°C	1	17	
Power Dissipation – R <sub>θJA</sub> (Note 1)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	5.4	W
Pulsed Drain Current	t <sub>p</sub> :	= 10 μs	I <sub>DM</sub>	670	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	–55 to 175	°C
Source Current (Body Diode) Pulsed			I <sub>S</sub>	75	Α
Single Pulse Drain–to Source Avalanche Energy – ( $V_{DD}$ = 50 V, $V_{GS}$ = 10 V, $I_{PK}$ = 45 A, L = 1 mH, $R_G$ = 25 $\Omega$ )			EAS	1000	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	0.59	°C/W
Junction-to-Ambient (Note 1)	$R_{\theta JA}$	50	°C/W


Surface mounted on FR4 board using 1 sq in pad size, (Cu Area 1.127 sq in [2 oz] including traces).




#### ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX (Note 1)
40 V	4.5 mΩ @ 10 V	167 A





#### ORDERING INFORMATION

Device	Package	Shipping†
NTB5404NT4G	D <sup>2</sup> PAK (Pb-Free)	800 / Tape & Reel
NTP5404NRG	TO-220 (Pb-Free)	50 Units / Rail
NVB5404NT4G	D <sup>2</sup> PAK (Pb-Free)	800 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise stated)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•		<u>.</u>				
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				34		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$	T <sub>J</sub> = 25°C			1.0	μΑ
		$V_{DS} = 40 \text{ V}$	T <sub>J</sub> = 100°C			10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{G}$	<sub>iS</sub> = ±30 V			±100	nA
ON CHARACTERISTICS (Note 2)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D}$	= 250 μΑ	1.5		3.5	V
Gate Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-8.2		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V,	I <sub>D</sub> = 40 A		3.5	4.5	mΩ
		$V_{GS} = 5.0 \text{ V},$	I <sub>D</sub> = 15 A		5.1	7.0	
Forward Transconductance	9FS	V <sub>DS</sub> = 10 V,	<sub>D</sub> = 15 A		35		S
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = 32 \text{ V}$			4300	7000	pF
Output Capacitance	C <sub>OSS</sub>				1075	1700	
Reverse Transfer Capacitance	C <sub>RSS</sub>				450	1000	
Total Gate Charge	Q <sub>G(TOT)</sub>				125		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 32 V.			5.5		7 ]
Gate-to-Source Charge	$Q_{GS}$	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 32 V, I <sub>D</sub> = 40 A			12.5		7
Gate-to-Drain Charge	$Q_{GD}$				55		
SWITCHING CHARACTERISTICS, V	GS = 10 V (Note	3)					
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS} = 10 \text{ V}, V_{DD} = 32 \text{ V},$ $I_{D} = 40 \text{ A}, R_{G} = 2.5 \Omega$			10		ns
Rise Time	t <sub>r</sub>				65		
Turn-Off Delay Time	t <sub>d(OFF)</sub>				85		
Fall Time	t <sub>f</sub>				85		
SWITCHING CHARACTERISTICS, V	GS = 5 V (Note 3	)					
Turn-On Delay Time	t <sub>d(ON)</sub>				25		ns
Rise Time	t <sub>r</sub>	$V_{GS} = 5 \text{ V}, V_{DD} = 20 \text{ V},$ $I_{D} = 20 \text{ A}, R_{G} = 2.5 \Omega$			175		
Turn-Off Delay Time	t <sub>d(OFF)</sub>				46		
Fall Time	t <sub>f</sub>				62		
DRAIN-SOURCE DIODE CHARACTI	ERISTICS						
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.8	1.1	V
		$V_{GS} = 0 \text{ V},$ $I_{S} = 20 \text{ A}$	T <sub>J</sub> = 125°C		0.65		
Reverse Recovery Time	t <sub>RR</sub>				75		ns
Charge Time	t <sub>a</sub>	$V_{GS} = 0 \text{ V, } dI_{SD}/d$			38		
Discharge Time	t <sub>b</sub>	I <sub>S</sub> = 20 A			38		
Reverse Recovery Charge	$Q_{RR}$	]			140		nC

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.


#### **TYPICAL PERFORMANCE CURVES**



200  $V_{DS} \ge 10 \text{ V}$ 175 ID, DRAIN CURRENT (AMPS) 150 125 100 75  $T_{.1} = 25^{\circ}C$ 50 25 125°C  $T_J = -55^{\circ}C$ 0 2 10 0 6 8 9 3 4 V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL PERFORMANCE CURVES**



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Thermal Response

# **MECHANICAL CASE OUTLINE**






D<sup>2</sup>PAK 3 CASE 418B-04 **ISSUE L** 


**DATE 17 FEB 2015** 

#### SCALE 1:1



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
   CONTROLLING DIMENSION: INCH.
- 3. 418B-01 THRU 418B-03 OBSOLETE, NEW STANDARD 418B-04.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.340	0.380	8.64	9.65	
В	0.380	0.405	9.65	10.29	
C	0.160	0.190	4.06	4.83	
D	0.020	0.035	0.51	0.89	
Е	0.045	0.055	1.14	1.40	
F	0.310	0.350	7.87	8.89	
G	0.100 BSC		2.54 BSC		
Н	0.080	0.110	2.03	2.79	
7	0.018	0.025	0.46	0.64	
K	0.090	0.110	2.29	2.79	
L	0.052	0.072	1.32	1.83	
M	0.280	0.320	7.11	8.13	
N	0.197 REF		5.00	REF	
Ρ	0.079 REF		2.00 REF		
R	0.039 REF		0.99 REF		
S	0.575	0.625	14.60	15.88	
٧	0.045	0.055	1.14	1.40	



STYLE 1: PIN 1. BASE 2. COLLECTOR
3. EMITTER
4. COLLECTOR STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN STYLE 3: PIN 1. ANODE 2. CATHODE 3. ANODE 4. CATHODE

STYLE 4:

PIN 1. GATE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

STYLE 5: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. ANODE

STYLE 6: PIN 1. NO CONNECT 2. CATHODE 3. ANODE 4. CATHODE


#### **MARKING INFORMATION AND FOOTPRINT ON PAGE 2**

DOCUMENT NUMBER:	98ASB42761B	Electronic versions are uncontrolled except when accessed directly from the Document Re Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	D <sup>2</sup> PAK 3	•	PAGE 1 OF 2	

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**DATE 17 FEB 2015** 

# GENERIC MARKING DIAGRAM\*



xx = Specific Device Code A = Assembly Location

 WL
 = Wafer Lot


 Y
 = Year

 WW
 = Work Week

 G
 = Pb-Free Package

 AKA
 = Polarity Indicator

#### **SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42761B	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	D <sup>2</sup> PAK 3		PAGE 2 OF 2	

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot " ■", may or may not be present.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales