# **Power MOSFET**

# 30 V, 54 A, Single N-Channel, DPAK/IPAK

### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

## **Applications**

- CPU Power Delivery
- DC-DC Converters

### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	30	V
Gate-to-Source Voltage			V <sub>GS</sub>	±20	V
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	12.4	Α
Current (R <sub>0JA</sub> ) (Note 1)		T <sub>A</sub> = 85°C		9.6	
Power Dissipation (R <sub>θJA</sub> ) (Note 1)		T <sub>A</sub> = 25°C	P <sub>D</sub>	2.62	W
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	9	Α
Current (R <sub>0JA</sub> ) (Note 2)	Steady	T <sub>A</sub> = 85°C		7	
Power Dissipation (R <sub>θJA</sub> ) (Note 2)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	1.4	W
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	54	Α
Current (R <sub>θJC</sub> ) (Note 1)		T <sub>C</sub> = 85°C		42	
Power Dissipation $(R_{\theta JC})$ (Note 1)		T <sub>C</sub> = 25°C	P <sub>D</sub>	50	W
Pulsed Drain Current	t <sub>p</sub> =10μs	T <sub>A</sub> = 25°C	I <sub>DM</sub>	120	Α
Current Limited by Pack	Current Limited by Package T <sub>A</sub> = 25°C			45	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Source Current (Body Diode)			I <sub>S</sub>	41	Α
Drain to Source dV/dt			dV/dt	6.0	V/ns
Single Pulse Drain–to–Source Avalanche Energy ( $V_{DD}$ = 24 V, $V_{GS}$ = 10 V, L = 1.0 mH, $I_{L(pk)}$ = 14 A, $R_G$ = 25 $\Omega$ )			E <sub>AS</sub>	98	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T <sub>L</sub>	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



## ON Semiconductor®


### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX	
30 V	10 mΩ @ 10 V	54 A	
30 V	15.7 mΩ @ 4.5 V	5 <del>4</del> A	





# MARKING DIAGRAM & PIN ASSIGNMENT



A = Assembly Location\*

Y = Year
WW = Work Week
4810N = Device Code
G = Pb-Free Package

\* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

## THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	3.0	°C/W
Junction-to-TAB (Drain)	$R_{\theta JC-TAB}$	3.5	
Junction-to-Ambient - Steady State (Note 1)	$R_{ heta JA}$	57.2	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	107.3	

- Surface–mounted on FR4 board using 1 in sq pad size, 1 oz Cu.
   Surface–mounted on FR4 board using the minimum recommended pad size.

## **ELECTRICAL CHARACTERISTICS** (T<sub>1</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•				•	•	•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				27		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V	$T_J = 25$ °C $T_J = 125$ °C			1.0	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V				±100	nA
ON CHARACTERISTICS (Note 3)							- <b>L</b>
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$	l <sub>D</sub> = 250 μA	1.5		2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				5.2		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 to	I <sub>D</sub> = 30 A		8.0	10	mΩ
		11.5 V	I <sub>D</sub> = 15 A		7.8		1
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A		12	15.7	1
			I <sub>D</sub> = 15 A		11		1
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V	, I <sub>D</sub> = 10 A		9.0		S
CHARGES AND CAPACITANCES	•				•	•	•
Input Capacitance	C <sub>iss</sub>				1165	1350	pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 12 V			284	330	-
Reverse Transfer Capacitance	C <sub>rss</sub>				154	200	
Total Gate Charge	$Q_{G(TOT)}$				9.2	11	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = 4.5 V$	V <sub>DS</sub> = 15 V,		1.3		
Gate-to-Source Charge	$Q_{GS}$	$I_D = 30 \text{ A}$			3.3		1
Gate-to-Drain Charge	$Q_{GD}$				4.4		1
Total Gate Charge	$Q_{G(TOT)}$	$V_{GS} = 11.5 \text{ V},$ $I_{D} = 3$	V <sub>DS</sub> = 15 V, 30 A		21		nC
SWITCHING CHARACTERISTICS (Note 4)							
Turn-On Delay Time	t <sub>d(on)</sub>				11.5		ns
Rise Time	t <sub>r</sub>	$V_{GS} = 4.5 V,$	V <sub>DS</sub> = 15 V,		20.7		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 15 \text{ A}, R_G = 3.0 \Omega$			13.8		7
Fall Time	t <sub>f</sub>				3.8		1
Turn-On Delay Time	t <sub>d(on)</sub>				7.2		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 11.5 V,	V <sub>DS</sub> = 15 V,		20.7		1
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 15 \text{ A}, R_G = 3.0 \Omega$			21.8		1
Fall Time	t <sub>f</sub>				2.6		1

- 3. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%.
- 4. Switching characteristics are independent of operating junction temperatures.


# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHARACTE	RISTICS				•		•
Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0 V$ ,	$T_J = 25^{\circ}C$		0.92	1.2	V
		I <sub>S</sub> = 30 A	T <sub>J</sub> = 125°C		0.79		
Reverse Recovery Time	t <sub>RR</sub>		•		18.2		ns
Charge Time	ta	$V_{GS} = 0 \text{ V, dls/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 30 \text{ A}$			10.6		
Discharge Time	tb				7.6		
Reverse Recovery Time	$Q_{RR}$				8.8		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L <sub>S</sub>				2.49		nΗ
Drain Inductance, DPAK	L <sub>D</sub>	1			0.0164		
Drain Inductance, IPAK	L <sub>D</sub>	T <sub>A</sub> = 25°C			1.88		
Gate Inductance	L <sub>G</sub>				3.46		1
Gate Resistance	$R_{G}$				2.4		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

### TYPICAL PERFORMANCE CURVES


60



 $V_{DS} \ge 10 \text{ V}$ DRAIN CURRENT (AMPS) 50 40 30 20  $T_J = 125^{\circ}C$ = 25°C ۵ 10  $T_J = -55^{\circ}C$ 0 2 3 4 5 0 V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On–Resistance vs. Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Drain Voltage

### TYPICAL PERFORMANCE CURVES



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)




Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge






Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

# **TYPICAL PERFORMANCE CURVES**




Figure 13. Avalanche Characteristics




Figure 14. Thermal Response

## **ORDERING INFORMATION**

Order Number	Package	Shipping <sup>†</sup>
NTD4810NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NVD4810NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NVD4810NT4G-VF01	DPAK (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

STYLE 1: PIN 1. BASE


STYLE 5:

2. COLLECTOR 3. EMITTER

4. COLLECTOR

PIN 1. GATE 2. ANODE 3. CATHODE

4. ANODE



STYLE 3: PIN 1. ANODE

STYLE 7:

2. CATHODE 3. ANODE

PIN 1. GATE 2. COLLECTOR

3. EMITTER

COLLECTOR

CATHODE

**DETAIL A** ROTATED 90° CW

STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE




**DATE 03 JUN 2010** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INCHES		MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
Е	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.108 REF		2.74 REF		
L2	0.020 BSC		0.51 BSC		
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		

## **GENERIC** MARKING DIAGRAM\*



XXXXXX = Device Code Α = Assembly Location L = Wafer Lot ٧ = Year = Work Week WW = Pb-Free Package

# **SOLDERING FOOTPRINT\***

3. GATE


STYLE 2: PIN 1. GATE

STYLE 6:

PIN 1. MT1 2. MT2

2. DRAIN 3. SOURCE

4. DRAIN



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13126D	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others

<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part marking.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales