	PRODUCTS	ICTS TYPE				I F	PAGE	
ROHM	Semi	conductor	IC	BE		1,		
STRUCTURE       Silicon Monolithic Integrated Circuit         PRODUCT NAME       Dual Synchronous DC/DC converter controller         TYPE       BD9013KV         FEATURES       •Wide Input Range         •High Precision Reference Voltage								
FEATURES	<ul> <li>Wide Input Rang</li> </ul>	je		• Algh Pr	ecision Reference	voltage		
	Bult-in over curre	ent protect w		•	ble Frequency with	•	us functio	
	Bult-in over curre	ent protect w		•		•	us functio	
O ABSOLUTE MAX	Bult-in over curre	ent protect w	)	move •Adjusta	ble Frequency wit	h synchronou		
O ABSOLUTE MAX	Bult-in over curre	G (Ta=25°C)	) Unit	move •Adjusta	ble Frequency wit	h synchronou Limits	Unit	
O ABSOLUTE MAX Parameter VCC Voltage	Bult-in over curre	C(Ta=25°C)	) Unit V	move Adjusta Parameter VREG5,5A Voltage	ble Frequency with Symbol VREG5,5A	h synchronou Limits	Unit	
O ABSOLUTE MAX Parameter VCC Voltage EXTVCC Voltage	Bult-in over curre	C (Ta=25°C) Limits 35 *1 35 *1	Unit V V	Parameter VREG5,5A Voltage SS1,2, FB1,2 Voltage	ble Frequency with Symbol VREG5,5A SS1,2, FB1,2	Limits	Unit V	

Operating Temperature

Range

Storage Temperature

Range Maximum Junction

Temperature

-40~+85

-55~+150

+150

Topr

Tstg

Tj

°C

°C

°C

 Voltage
 -SW1,2
 /

 EN1,2 Voltage
 EN1,2
 EXTVCC

BOOT1,2

BOOT1.2

\*1 Do not however exceed Pd.

BOOT1,2 Voltage

BOOT1,2-SW1,2

\*2 Pd derated at 7mW/°C for temperature above Ta=25°C, Mounted on PCB 70mm × 70mm × 1.6mm.

v

V

v

40 \*1

7 \*1

## O OPERATING CONDITIONS (Ta=25°C)

Parameter	Symbol	Min	Max	Unit
Supply Voltage 1	VCC, EXTVCC	3.9 <sup>•3</sup>	30	v
Supply Voltage 2	VCCCL, CL	3	VCC	v
BOOT-SW Voltage	BOOT-SW	3.9	VREG5	v
Oscillator Frequency	OSC	250	550	kHz
Synchronizing Frequency	SYNC	OSC	600*4	kHz

\*3 After more than 4.5V, voltage range. In case of using less than 6V, short to VCC, EXTVCC and VREG5.

\*4 Please do not exceed OSC×1.5.

\*This product is not designed for normal operation within a radio active environment. \*Status of this document

The Japanese version of this document is the formal specification.

A customer may use this translation version only for a reference to help reading the formal version.

If there are any differences in translation version of this document, formal version takes priority.

## Application example

ROHM cannot provide adequate confirmation of patents.

• The product described in this specification is designed to be used with ordinary electronic equipment or devices (such as audio-visual equipment, office-automation equipment, communications devices, electrical appliances, and electronic toys).

Should you intend to use this product with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

• ROHM assumes no responsibility for use of any circuits described herein, conveys no license under any patent or other right, and makes no representations that the circuits are free from patent infringement.

DESIGN	СНЕСК	APPROVAL				
$\alpha_{1}$ ,		1 Ala	DATE : D	ec./8/2008	SPECIFICATION No. :	TSZ02201-BD9013KV-1-2
H.Chi		ly. Ide	REV.	в	ROH	M CO., LTD.

PRODUCTS			ТҮРЕ				PAGE
ROHM					2/4		
OELECTRICAL CHARACTERISTICS (Unless otherwise specified, Ta=25°C VCC/EXTVCC=12V EN1,2=5V)							
Parameter	Symbol	Min	Limit Typ	Max	Unit	Conditio	ns
VIN Bias Current	lin		5	10	mA		
Stand-by Current	IST	-	0	10	μΑ	EN1, EN2=0V, V	REG5 OFF
EN1,2 Low Voltage	VENth1	GND	-	1.0	v	EN=L ⇒ Outpu	t OFF
EN1,2 High Voltage	VENth2	2.6	-	Vcc	v	EN=H ⇒ Outpu	
EN1,2 input Current	IEN	12	23	48	μA	VEN=5V	
[VREG5]					L		
Output Voltage	VREG5	4.8	5	5.2	v	IREF=6mA	
[UVLO]	11200						
VREG5 Threshold Voltage	VREG_UVLO	3.5	3.7	3.9	V V	VREG:Sweep dow	·····
VREG5 Hysteresis Voltage		100	200	400	mV	VREG:Sweep up	
[Oscillator Section]	BUREG_UVEO	100	200	400		VREG.Sweep up	
Oscillator Frequency	FOSC	270	300	330	kHz	RT=100 kΩ	
		270		330		RT=100 kΩ	
Synchronizing Frequency	Fsync	-	500	-	kHz	SYNC=500kHz	
SYNC Pulse Low voltage	Vsynclow	GND	-	0.5	V		
SYNC Pulse High voltage	Vsynchigh	2.5	-	7	V		
SYNC input Current	Isync	10	20	40	μA	Vsync=5V	
[Error Amp]			<b>.</b>	-			
VO Bias Current	lvo+		-	1	μA		
Comp Source Current	Isource	-14	-7	-3	mA	VFB=0.6V	
Comp Sink Current	Isink	1	2	4	mA	VFB=1.0V	
Reference Voltage	VOB	0.792	0.800	0.808	V	<u></u>	
[Soft Start]							
Charging Current	ISS	6.5	10	13.5	μA	Vss=1V	
Discharging Current	IDIS	0.6	1.7	3	mA	Vss=1V,VCC=3V	
Maximum Voltage	Vss_MAX	2.05	2.25	2.45	V		
Stand-by Voltage	Vss_STB	-	-	0.3	V	VCC=3V	
[Over Current Protect]						<b></b>	
CL Threshold voltage	Vswth	70	90	110	mV		
CL Bias current 1,2	Iswin	-	-	10	μA		
Output Short Threshold	Vosh	0.46	0.56	0.66	V	VFB	
Output Short det Threshold	Vodet	0.51	0.61	0.71	V	VFB	
[PGOOD]		r	· · · · · ·		·	<b></b>	
PGOOD output sink curren		0.5	0.7		mA	PGOOD=1V, FB=	
PGOOD output leak curren		-	0	10	μA	PGOOD=1V, FB=	0.8V
Over Voltage Threshold	VFBO	0.87	0.92	0.97	V	VFB	
ROHM CO., LTD. REV. : B SPECIFICATION No. : TSZ02201-BD9013KV-1-2							

	PRODUCTS	ТҮРЕ	PAGE
<b>\URIT</b>	Semiconductor IC	BD9013KV	3/4

OBLOCK DIAGRAM





 $\ensuremath{\Re}\xspace \mathsf{Refer}$  to the Technical Note about the details of the application.

Pin No.	Pin Name	Function	Pin No.	Pin Name	Function
1	OUTH2	High Side FET Gate Driver 2	25	N.C.	Non Connect
2	BOOT2	OUTH2 Driver Supply Input	26	EN1	Control Voltage Input 1
3	CL2	OCP Setting terminal by External Resistance 2	27	EN2	Control Voltage Input 2
4	N.C.	Non Connect	28	N.C.	Non Connect
5	VCCCL2	Supply Voltage for OCP 2	29	N.C.	Non Connect
6	N.C.	Non Connect	30	GND	Ground
7	VCC	Power Input	31	N.C.	Non Connect
8	VCCCL1	Supply Voltage for OCP 1	32	N.C.	Non Connect
9	N.C.	Non Connect	33	RT	Connect to External Resistor Setting Operating Frequency
10	CL1	OCP Setting terminal by External Resistance 2	34	SYNC	Synchronized Pulse Input
11	BOOT1	OUTH1 Driver Supply Input	35	N.C.	Non Connect
12	OUTH1	High Side FET Gate Driver 1	36	PGOOD	Power Good Terminal
13	SW1	High Side FET Source 1	37	SS2	Soft Start 2
14	DGND1	Low Side FET Source 1	38	COMP2	Error Amp Output 2
15	OUTL1	Low Side FET Gate Drive 1	39	FB2	Error Amp Inverting Input 2
16	N.C.	Non Connect	40	N.C.	Non Connect
17	VREG5A	FET Driver REG Input	41	EXTVCC	External Power Input
18	N.C.	Non Connect	42	N.C.	Non Connect
19	N.C.	Non Connect	43	N.C.	Non Connect
20	N.C.	Non Connect	44	VREG5	5V Regulator Output
21	FB1	Error Amp Inverting Input 1	45	N.C.	Non Connect
22	COMP1	Error Amp Output 1	46	OUTL2	Low Side FET Gate Driver 2
23	SS1	Soft Start 1		DGND2	Low Side FET Source 2
24	N.C.	Non Connect	48	SW2	High Side FET Source 2
I					
DHN	HM CO., LTD. REV. :			ICATION No.	TSZ02201-BD9013KV-1-2

## OPin No. • Pin Name

		PRODUCTS	ТҮРЕ	PAGE					
	rohm	Semiconductor IC	BD9013KV	4/4					
1.	NOTES FOR USE 1. Absolute maximum range Absolute Maximum Ratings are those values beyond which the life of a device may be destroyed we cannot be defined the failure mode, such as short mode or open mode. Therefore physical security countermeasure, like fuse, is to be given when a specific mode to be beyond absolute maximum ratings is considered.								
2.			conditions. And all terminals except SW should be und ninal exists under GND, it should be inserting a bypass						
3.			ssipation, the reliability will become worse by heat up, er dissipation range allowing enough of margin.	such as reduced					
4.	Input supply voltage Input supply pattern layout s	hould be as short as possible.							
5.		cribed in these specifications may vote sure to check all relevant factors, i	rary, depending on temperature, supply voltage, extending transient characteristics.	rnal circuits and					
6.	A temperature control is buil	It in the IC to prevent the damage du on when the temperature goes down	ue to overheat. Therefore, the outputs are turned off w to the specified level.	hen the thermal					
7.		sdirection or mismount, may cause a	malfunction in the device.						
8.	external capacitor is charge	d. Capacitor of Vreg5 output is rec	voltage are reversed. For example, Vcc short circuit t ommended no larger than $12\mu$ F. In addition, insertinarious pins and the Vcc, is recommended.						
9.	Malfunction may be happened	d when the device is used in the strong	ng electromagnetic field.						
10.	We recommend to put Diode occurred at initial and output		output pin connected with large load of impedance or	reserve current					
11.	proper discharge procedure assembly process, thoroug ESD-prevention procedures	capacitors to run inspections with the before each process of the test o ghly ground yourself and any equing in all handing, transfer and storage of	ne board may produce stress on the IC. Therefore, b peration. To prevent electrostatic accumulation and o ipment that could sustain ESD damage, and con operations. Before attempting to connect components t power supply is OFF before removing any component of	discharge in the tinue observing o the test setup,					
12.	12. GND pattern When both a small-signal GND and high current GND are present, single-point grounding (at the set standard point) is recommended, in order to separate the small-signal and high current patterns, and to be sure the voltage change stemming from the wiring resistance and high current does not cause any voltage change in the small-signal GND. In the same way, care must be taken to avoid voltage fluctuations in any connected external component GND.								
13.	13. SW Terminal A counter-electromotive force may generate a negative potential at the SW terminal during connection to the particular application. Therefore, it should be inserting a bypass route between SW to GND.								
14.	14. FET The shoot-through may happen when the input parasitic capacitance of FET is extremely big. Less than or equal to 1200pF input parasitic capacitance is recommended. Please confirm operation on the actual application since this character is affected by PCB layout and components.								
15.	15. External capacitor of VREG5 An external capacitor is necessary for VREG5. Moreover, please insert the capacitor also in the terminal VREG5A. The insertion of the ceramic capacitor that ESR is low and the capacity is from 6.6 to 12 μ F in totals, is recommended to the terminal VREG5 and VREG5A.								
16.		300T and VREG5 (VREG5A) is nece ote for details of the discharge circuit.	essary at EN=H→L, depending on use conditions.						
R	ROHM CO., LTD. REV. : B SPECIFICATION No. : TSZ02201-BD9013KV-1-2								