MOSFET – Power, Single, N-Channel, SOT-23

30 V, 3.1 A

Features

- Low R_{DS(on)}
- Low Gate Charge
- Low Threshold Voltage
- Halide Free
- This is a Pb-Free Device

Applications

- Power Converters for Portables
- Battery Management
- Load/Power Switch

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parame	Symbol	Value	Unit			
Drain-to-Source Voltage			V _{DSS}	30	V	
Gate-to-Source Voltage			V _{GS}	±12	V	
Continuous Drain Current (Note 1)	Steady State		- I _D -	2.4		
	t ≤ 30 s	T _A = 25°C		3.1		
	t ≤ 10 s			3.9	_	
	Steady State			ID D	1.7	A
	t ≤ 30 s	T _A = 85°C		2.3		
	t ≤ 10 s			2.8		
Power Dissipation (Note 1)	Steady State		P _D	0.48	W	
	t ≤ 30 s	T _A = 25°C		0.82		
	t ≤ 10 s		P _D	1.25		
Pulsed Drain Current	t _p = 10 μs		I _{DM}	8.0	Α	
Operating Junction and Storage Temperature			T _J , T _{stg}	–55 to 150	°C	
Source Current (Body Diode)			I _S	0.82	Α	
Lead Temperature for Solo (1/8" from case for 10 s)	Lead Temperature for Soldering Purposes			260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	260	°C/W
Junction–to–Ambient – $t \le 30 \text{ s}$	$R_{\theta JA}$	153	
Junction-to-Ambient - t < 10 s (Note 1)	$R_{\theta JA}$	100	




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
30 V	55 mΩ @ 10 V	3.1 A
	70 mΩ @ 4.5 V	2.8 A
	110 mΩ @ 2.5 V	2.0 A


SIMPLIFIED SCHEMATIC - N-CHANNEL



MARKING DIAGRAM/ PIN ASSIGNMENT



SOT-23 CASE 318 STYLE 21



TRE = Specific Device Code

M = Date Code ■ Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTR4170NT1G	SOT-23 (Pb-Free)	3000/Tape & Reel
NTR4170NT3G	SOT-23 (Pb-Free)	10000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

1.	Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Conditions	Min Typ		Max	Units
OFF CHARACTERISTICS	•				•	•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS}	I _D = 250 μA, Reference to 25°C		26.4		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 24 V, T _J = 25°C V _{GS} = 0 V, V _{DS} = 24 V, T _J = 125°C			1.0 5.0	μΑ
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$			± 100	nA
ON CHARACTERISTICS (Note 3)	•		•		•	•
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250 \mu A$	0.6	1.0	1.4	V
Negative Threshold Temperature Coefficient	V _{GS(TH)}			3.3		mV/°C
Drain-to-Source On-Resistance	R _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D = 3.2 \text{ A}$		45	55	mΩ
		V _{GS} = 4.5 V, I _D = 2.8 A		50	70	1
		V _{GS} = 2.5 V, I _D = 2.0 A		64	110	
Forward Transconductance	9FS	$V_{DS} = 5.0 \text{ V}, I_D = 3.2 \text{ A}$		8.0		S
CHARGES, CAPACITANCES AND GA	TE RESISTA	NCE			•	
Input Capacitance	C _{iss}			432		pF
Output Capacitance	C _{oss}	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = 15 \text{ V}$		53.6		1
Reverse Transfer Capacitance	C _{rss}	VDS - 10 V		37.1		1
Total Gate Charge	Q _{G(TOT)}			4.76		nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 4.5 V, V _{DS} = 15 V,		0.3		
Gate-to-Source Charge	Q_{GS}	$I_D = 3.2 \text{ A}$		1.0		
Gate-to-Drain Charge	Q_{GD}			1.4		
Gate Resistance	R_{G}			3.8		Ω
SWITCHING CHARACTERISTICS, V _G	is = 4.5 V (No	te 4)			•	
Turn-On Delay Time	t _{d(on)}			6.4		ns
Rise Time	t _r	V _{GS} = 4.5 V, V _{DD} = 15 V,		9.9		
Turn-Off Delay Time	t _{d(off)}	$I_D = 3.2 \text{ A}, R_G = 6.2 \Omega$		15.1		
Fall Time	t _f			3.5		
DRAIN-SOURCE DIODE CHARACTE	RISTICS					•
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V, I _S = 1.0 A, T _J = 25°C		0.75	1.0	V
Reverse Recovery Time	t _{RR}			8.0		ns
Charge Time	ta	V _{GS} = 0 V, I _S = 1.0 A,		5.1		1
Discharge Time	t _b	$dI_{SD}/d_t = 100 \text{ A/}\mu\text{s}$		2.9		1
Reverse Recovery Charge	Q _{RR}			2.9		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Surface–mounted on FR4 board using 1 in sq pad size (CU area = 1.127 in sq [2 oz] including traces). 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.

- 4. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current







SOT-23 (TO-236) CASE 318 ISSUE AT

DATE 01 MAR 2023









NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M,1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL.
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS			INCHES		
DIM	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.
Α	0.89	1.00	1.11	0.035	0.039	0.044
A1	0.01	0.06	0.10	0.000	0.002	0.004
b	0.37	0.44	0.50	0.015	0.017	0.020
С	0.08	0.14	0.20	0.003	0.006	0.008
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
e	1.78	1.90	2.04	0.070	0.075	0.080
L	0.30	0.43	0.55	0.012	0.017	0.022
L1	0.35	0.54	0.69	0.014	0.021	0.027
HE	2.10	2.40	2.64	0.083	0.094	0.104
Т	0*		10°	0*		10*






XXX = Specific Device Code

M = Date Code

■ = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-23 (TO-236)		PAGE 1 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS



SOT-23 (TO-236) CASE 318 ISSUE AT

DATE 01 MAR 2023

STYLE 1 THRU 5: CANCELLED	STYLE 6: PIN 1. BASE 2. EMITTER 3. COLLECTOR	STYLE 7: PIN 1. EMITTER 2. BASE 3. COLLECTOR	STYLE 8: PIN 1. ANODE 2. NO CONNECTION 3. CATHODE	ı	
STYLE 9: PIN 1. ANODE 2. ANODE 3. CATHODE	STYLE 10: PIN 1. DRAIN 2. SOURCE 3. GATE	STYLE 11: PIN 1. ANODE 2. CATHODE 3. CATHODE-ANODE	STYLE 12: PIN 1. CATHODE 2. CATHODE 3. ANODE	STYLE 13: PIN 1. SOURCE 2. DRAIN 3. GATE	STYLE 14: PIN 1. CATHODE 2. GATE 3. ANODE
STYLE 15: PIN 1. GATE 2. CATHODE 3. ANODE	STYLE 16: PIN 1. ANODE 2. CATHODE 3. CATHODE	STYLE 17: PIN 1. NO CONNECTION 2. ANODE 3. CATHODE	STYLE 18: PIN 1. NO CONNECTION 2. CATHODE 3. ANODE	STYLE 19: I PIN 1. CATHODE 2. ANODE 3. CATHODE-ANODE	STYLE 20: PIN 1. CATHODE 2. ANODE 3. GATE
STYLE 21: PIN 1. GATE 2. SOURCE 3. DRAIN	STYLE 22: PIN 1. RETURN 2. OUTPUT 3. INPUT	STYLE 23: PIN 1. ANODE 2. ANODE 3. CATHODE	STYLE 24: PIN 1. GATE 2. DRAIN 3. SOURCE	STYLE 25: PIN 1. ANODE 2. CATHODE 3. GATE	STYLE 26: PIN 1. CATHODE 2. ANODE 3. NO CONNECTION
STYLE 27: PIN 1. CATHODE 2. CATHODE 3. CATHODE	STYLE 28: PIN 1. ANODE 2. ANODE 3. ANODE				

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-23 (TO-236)		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales