Silicon Power Transistors

The MJL21195 and MJL21196 utilize Perforated Emitter technology and are specifically designed for high power audio output, disk head positioners and linear applications.

Features

- Total Harmonic Distortion Characterized
- High DC Current Gain
- Excellent Gain Linearity
- High SOA
- Epoxy Meets UL 94, V-0 @ 0.125 in
- These Devices are Pb-Free and are RoHS Compliant*

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V _{CEO}	250	Vdc
Collector-Base Voltage	V _{CBO}	400	Vdc
Emitter-Base Voltage	V _{EBO}	5	Vdc
Collector-Emitter Voltage - 1.5 V	V _{CEX}	400	Vdc
Collector Current – Continuous	I _C	16	Adc
Collector Current – Peak (Note 1)	I _{CM}	30	Adc
Base Current – Continuous	Ι _Β	5	Adc
Total Power Dissipation @ T _C = 25°C Derate Above 25°C	P _D	200 1.43	W W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	- 65 to +150	°C
ESD – Human Body Model	HBM	3B	V
ESD – Machine Model	MM	С	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Pulse Test: Pulse Width = 5.0 μs, Duty Cycle ≤10%.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	0.7	°C/W




ON Semiconductor®


http://onsemi.com

16 A COMPLEMENTARY SILICON POWER TRANSISTORS 250 V, 200 W


COMPLEMENTARY



MARKING DIAGRAM







x = 5 or 6

A = Assembly Location

YY = Year
WW = Work Week
G = Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping
MJL21195G	TO-264 (Pb-Free)	25 Units / Rail
MJL21196G	TO-264 (Pb-Free)	25 Units / Rail

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typical	Max	Unit
OFF CHARACTERISTICS (Note 2)	'		•		
Collector–Emitter Sustaining Voltage (I _C = 100 mAdc, I _B = 0)	V _{CEO(sus)}	250	_	_	Vdc
Collector Cutoff Current (V _{CE} = 200 Vdc, I _B = 0)	I _{CEO}	-	-	100	μAdc
OFF CHARACTERISTICS (Note 3)					
Emitter Cutoff Current $(V_{CE} = 5 \text{ Vdc}, I_C = 0)$	I _{EBO}	-	_	100	μAdc
Collector Cutoff Current (V _{CE} = 250 Vdc, V _{BE(off)} = 1.5 Vdc)	I _{CEX}	-	-	100	μAdc
SECOND BREAKDOWN (Note 3)					
Second Breakdown Collector Current with Base Forward Biased (V _{CE} = 50 Vdc, t = 1 s (Nonrepetitive) (V _{CE} = 80 Vdc, t = 1 s (Nonrepetitive)	I _{S/b}	4.0 2.25	_ _	_ _	Adc
ON CHARACTERISTICS (Note 3)			•	•	•
DC Current Gain ($I_C = 8$ Adc, $V_{CE} = 5$ Vdc) ($I_C = 16$ Adc, $I_B = 5$ Adc)	h _{FE}	25 8.0	_ _	100 -	-
Base–Emitter On Voltage (I _C = 8 Adc, V _{CE} = 5 Vdc)	V _{BE(on)}	-	-	2.2	Vdc
Collector–Emitter Saturation Voltage ($I_C = 8$ Adc, $I_B = 0.8$ Adc) ($I_C = 16$ Adc, $I_B = 3.2$ Adc)	V _{CE(sat)}	- -	- -	1.4 4	Vdc
DYNAMIC CHARACTERISTICS (Note 3)					
Total Harmonic Distortion at the Output (V _{RMS} = 28.3 V, f = 1 kHz, P _{LOAD} = 100 W _{RMS}) h _{FF} unmatched	T _{HD}	_	0.8	_	%
(Matched pair $h_{FE} = 50 @ 5 A/5 V$) h_{FE} matched		-	0.08	_	
Current Gain Bandwidth Product (I _C = 1 Adc, V _{CE} = 10 Vdc, f _{test} = 1 MHz)	f _T	4	_	_	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1 MHz)	C _{ob}	-	-	500	pF

^{2.} Pulse Test: Pulse Width = 5.0 μs, Duty Cycle ≤10%.

^{3.} Pulse Test: Pulse Width = 300 μ s, Duty Cycle \leq 2%.




Figure 1. Typical Current Gain Bandwidth Product




Figure 2. Typical Current Gain
Bandwidth Product

TYPICAL CHARACTERISTICS




Figure 3. DC Current Gain, V_{CE} = 20 V

Figure 4. DC Current Gain, V_{CE} = 20 V




Figure 5. DC Current Gain, $V_{CE} = 5 \text{ V}$

PNP MJL21195 NPN MJL21196 30 30 2.0 A 2.0 A 1.5 A 25 25 I_C, COLLECTOR CURRENT (A) IC, COLLECTOR CURRENT (A) 1.5 A 1.0 A 1.0 A 20 20 $I_{B} = 0.5 A$ $I_B = 0.5 A$ 15 15 10 10 5.0 5.0 $T_J = 25^{\circ}C$ $T_J=25^{\circ}C$ 0 0 | 10 15 20 25 5.0 20 0 5.0 10 15 25 V_{CE}, COLLECTOR-EMITTER VOLTAGE (V) V_{CE}, COLLECTOR-EMITTER VOLTAGE (V)

Figure 7. Typical Output Characteristics

Figure 8. Typical Output Characteristics

TYPICAL CHARACTERISTICS




Figure 9. Typical Saturation Voltages




Figure 10. Typical Saturation Voltages




Figure 11. Typical Base-Emitter Voltage




Figure 12. Typical Base-Emitter Voltage




Figure 13. Active Region Safe Operating Area

There are two limitations on the power handling ability of a transistor; average junction temperature and secondary breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on $T_{J(pk)} = 150$ °C; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power than can be handled to values less than the limitations imposed by second breakdown.




Figure 14. MJL21195 Typical Capacitance

Figure 15. MJL21196 Typical Capacitance




Figure 16. Typical Total Harmonic Distortion






Figure 17. Total Harmonic Distortion Test Circuit



TO-3BPL (TO-264) CASE 340G-02 **ISSUE J**

DATE 17 DEC 2004

SCALE 1:2



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.

	MILLIMETERS		INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	28.0	29.0	1.102	1.142		
В	19.3	20.3	0.760	0.800		
С	4.7	5.3	0.185	0.209		
D	0.93	1.48	0.037	0.058		
E	1.9	2.1	0.075	0.083		
F	2.2	2.4	0.087	0.102		
G	5.45 BSC		0.215	BSC		
Н	2.6	3.0	0.102	0.118		
J	0.43	0.78	0.017	0.031		
K	17.6	18.8	0.693	0.740		
L	11.2 REF		0.411	REF		
N	4.35	4.35 REF		REF		
P	2.2	2.6	0.087	0.102		
Q	3.1	3.5	0.122	0.137		
R	2.25 REF		0.089	REF		
U	6.3 REF		0.248 REF			
W	2.8	3.2	0.110	0.125		

GENERIC MARKING DIAGRAM*

STYLE 1:				
PIN 1.	GATE			
2.	DRAIN			
3.	SOURCE			

STYLE 2: PIN 1. BASE 2. COLLECTOR


EMITTER

STYLE 3: PIN 1. GATE 2. SOURCE

DRAIN

STYLE 4: PIN 1. DRAIN 2. SOURCE GATE 3.

STYLE 5: PIN 1. GATE 2. COLLECTOR EMITTER



XXXXXX = Specific Device Code

Α = Location Code

YY = Year WW = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASB42780B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TO-3BPL (TO-264)		PAGE 1 OF 1	

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales