# High Speed, High Gain Bipolar NPN Transistor with Antisaturation Network and Transient Voltage Suppression Capability

The BUD42D is a state-of-the-art bipolar transistor. Tight dynamic characteristics and lot to lot minimum spread make it ideally suitable for light ballast applications.

### **Features**

- Free-Wheeling Diode Built-In
- Flat DC Current Gain
- Fast Switching Times and Tight Distribution
- "6 Sigma" Process Providing Tight and Reproducible Parameter Spreads
- Epoxy Meets UL 94 V-0 @ 0.125 in
- These Devices are Pb-Free and are RoHS Compliant

#### **Two Versions**

- BUD42D-1: Case 369D for Insertion Mode
- BUD42D, BUD42DT4: Case 369C for Surface Mount Mode

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Sustaining Voltage	$V_{CEO}$	350	Vdc
Collector-Base Breakdown Voltage	$V_{CBO}$	650	Vdc
Collector-Emitter Breakdown Voltage	V <sub>CES</sub>	650	Vdc
Emitter-Base Voltage	V <sub>EBO</sub>	9	Vdc
Collector Current - Continuous	Ic	4.0	Adc
Collector Current - Peak (Note 1)	I <sub>CM</sub>	8.0	Adc
Base Current - Continuous	Ι <sub>Β</sub>	1.0	Adc
Base Current - Peak (Note 1)	I <sub>BM</sub>	2.0	Adc
Total Device Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	25 0.2	W W/°C
Operating and Storage Temperature	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C
ESD – Human Body Model	HBM	3B	V
ESD - Machine Model	ММ	С	V

#### **TYPICAL GAIN**

Typical Gain @ I <sub>C</sub> = 1 A, V <sub>CE</sub> = 2 V Typical Gain @ I <sub>C</sub> = 0.3 A, V <sub>CE</sub> = 1 V	h <sub>FE</sub>	13 16	_ _
Typical dail @ IC = 0.5 A, VCE = 1 V	''FE	10	_

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1


1. Pulse Test: Pulse Width = 5.0 ms, Duty Cycle = 10%10



## ON Semiconductor®

http://onsemi.com

## 4 AMPERES 650 VOLTS, 25 WATTS POWER TRANSISTOR




#### MARKING DIAGRAMS


4



STYLE 1



STYLE 1



A = Assembly Location

Y = Year

WW = Work Week

BUD43D = Device Code

G = Pb-Free Package

## **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	5.0	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	71.4	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8 in from Case for 5 seconds	$T_L$	260	°C

## **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic				Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS								
Collector–Emitter Sustaining Voltage (I <sub>C</sub> = 100 mA, L = 25 mH)				V <sub>CEO(sus)</sub>	350	430	_	Vdc
Collector-Base Breakdown (I <sub>CBO</sub> = 1 mA)	Voltage			V <sub>CBO</sub>	650	780	_	Vdc
Emitter-Base Breakdown Voltage (I <sub>EBO</sub> = 1 mA)				V <sub>EBO</sub>	9.0	12	_	Vdc
Collector Cutoff Current (V <sub>CE</sub> = Rated V <sub>CEO</sub> , I <sub>B</sub> =	0)		@ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 125°C	I <sub>CEO</sub>	- -	- -	100 200	μAdc
Collector Cutoff Current $\bigcirc$ T <sub>C</sub> = 25°C $\bigcirc$ (V <sub>CE</sub> = Rated V <sub>CES</sub> , V <sub>EB</sub> = 0) $\bigcirc$ T <sub>C</sub> = 125°C				I <sub>CES</sub>	-	- -	10 200	μAdc
Emitter-Cutoff Current (V <sub>EB</sub> = 9 Vdc, I <sub>C</sub> = 0)				I <sub>EBO</sub>	-	-	100	μAdc
ON CHARACTERISTICS								
Base–Emitter Saturation Vo (I <sub>C</sub> = 1 Adc, I <sub>B</sub> = 0.2 Adc)	ltage			V <sub>BE(sat)</sub>	-	0.85	1.2	Vdc
Collector–Emitter Saturation Voltage (I <sub>C</sub> = 2 Adc, I <sub>B</sub> = 0.5 Adc)				V <sub>CE(sat)</sub>	_	0.2	1.0	Vdc
DC Current Gain ( $I_C = 1 \text{ Adc}$ , $V_{CE} = 2 \text{ Vdc}$ ) ( $I_C = 2 \text{ Adc}$ , $V_{CE} = 5 \text{ Vdc}$ )					8.0 10	13 12	_ _	-
DIODE CHARACTERISTICS	1							
Forward Diode Voltage (I <sub>EC</sub> = 1.0 Adc)					-	0.9	1.5	V
SWITCHING CHARACTERIS	STICS: Resistive Loa	<b>d</b> (D.C.≤ 10%	6, Pulse Width = 40	μs)		-		
Turn-Off Time ( $I_C = 1.2 \text{ Adc}, I_{B1} = 0.4 \text{ A}, I_{B2} = 0.1 \text{ A}, V_{CC} = 300 \text{ V}$ )				T <sub>off</sub>	4.6	-	6.55	μs
Fall Time ( $I_C = 2.5 \text{ Adc}, I_{B1} = I_{B2} = 0.5 \text{ A}, V_{CC} = 150 \text{ V}, V_{BE} = -2 \text{ V}$ )					-	-	0.8	μs
DYNAMIC SATURATION VC	LTAGE						•	
Dynamic Saturation Voltage: Determined 1 µs and 3 µs respectively after rising I <sub>B1</sub> reaches 90% of final I <sub>B1</sub>	I <sub>C</sub> = 400 mA	@ 1 μs	@ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 125°C	V <sub>CE(dsat)</sub>	- -	2.8 3.2	- -	V
	I <sub>B1</sub> = 40 mA V <sub>CC</sub> = 300 V	@ 3 μs	@ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 125°C		- -	0.75 1.3	- -	
	I <sub>C</sub> = 1 A	@ 1 μs	@ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 125°C		- -	2.1 4.7	- -	
	I <sub>B1</sub> = 200 mA V <sub>CC</sub> = 300 V	@ 3 μs	@ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 125°C		-	0.35 0.6	_ _	

## TYPICAL STATIC CHARACTERISTICS




Figure 1. DC Current Gain @ V<sub>CE</sub> = 1 V




Figure 2. DC Current Gain @ V<sub>CE</sub> = 5 V




Figure 3. Collector Saturation Region




Figure 4. Collector-Emitter Saturation Voltage




Figure 5. Collector-Emitter Saturation Voltage




Figure 6. Collector-Emitter Saturation Voltage

## **TYPICAL STATIC CHARACTERISTICS**




Figure 7. Base-Emitter Saturation Region




Figure 8. Base-Emitter Saturation Region




Figure 9. Base-Emitter Saturation Region




Figure 10. Forward Diode Voltage




Figure 11. Capacitance




Figure 12.  $B_{VCER} = f(R_{BE})$ 




Figure 13. Resistive Switching, ton




Figure 14. Resistive Switching, toff




Figure 15. Inductive Storage Time, t<sub>ci</sub> @ h<sub>EE</sub> = 5




Figure 16. Inductive Storage Time, t<sub>ci</sub> @ h<sub>EE</sub> = 10




Figure 17. Inductive Fall and Cross Over Time,  $t_{fi}$  and  $t_{c}$  @  $h_{FE}$  = 5




Figure 18. Inductive Fall Time,  $t_{fi} @ h_{FE} = 10$ 




Figure 19. Inductive Cross Over Time,  $t_{\text{C}} \ @ \ h_{\text{FE}} = 10$ 




Figure 20. Inductive Storage Time, tsi




Figure 21. Inductive Fall Time, t<sub>f</sub>




Figure 22. Inductive Cross Over Time, tc




Figure 23. Inductive Storage Time,  $t_{si}$ 




Figure 24. Forward Recovery Time, t<sub>fr</sub>




Figure 25. Dynamic Saturation Voltage Measurements





Figure 26. Inductive Switching Measurements

**Table 1. Inductive Load Switching Drive Circuit** 






Figure 27.  $t_{fr}$  Measurement

#### **MAXIMUM RATINGS**




Figure 28. Forward Bias Safe Operating Area

Figure 29. Reverse Bias Safe Operating Area




Figure 30. Power Derating

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ – $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 28 is based on  $T_C$  = 25°C;  $T_{j(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C$  > 25°C. Second Breakdown limitations do not derate like thermal limitations. Allowable current at the voltages shown on

Figure 28 may be found at any case temperature by using the appropriate curve on Figure 30.

 $T_{j(pk)}$  may be calculated from the data in Figure 31. At any case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. For inductive loads, high voltage and current must be sustained simultaneously during turn–off with the base to emitter junction reverse biased. The safe level is specified as reverse biased safe operating area (Figure 29). This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.




Figure 31. Thermal Response

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
BUD42D-1G	DPAK Straight Lead (Pb-Free)	75 Units / Rail
BUD42DT4G	DPAK (Pb-Free)	2500 Units / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


## **MECHANICAL CASE OUTLINE**





**DATE 15 DEC 2010** 





#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

#### **MARKING DIAGRAMS**

STYLE 1: PIN 1. BASE 2. COLLECTOR **EMITTER** 3 COLLECTOR STYLE 6: PIN 1. MT1 2. MT2 3. GATE STYLE 5: PIN 1. GATE

2. ANODE 3. CATHODE

ANODE

STYLE 2: PIN 1. GATE 2. DRAIN SOURCE 3 4. DRAIN

MT2

4. CATHODE STYLE 7: PIN 1. GATE 2. COLLECTOR

STYLE 3: PIN 1. ANODE


3. EMITTER COLLECTOR

2. CATHODE

3 ANODE

STYLE 4: PIN 1. CATHODE

 ANODE
 GATE 4. ANODE






xxxxxxxxx = Device Code Α = Assembly Location IL = Wafer Lot Υ = Year WW = Work Week

DOCUMENT NUMBER:	98AON10528D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	IPAK (DPAK INSERTION MOUNT)		PAGE 1 OF 1	

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1

STYLE 10:

PIN 1. CATHODE 2. ANODE

3 CATHODE

4. ANODE

STYLE 9:

PIN 1. ANODE 2. CATHODE

3 RESISTOR ADJUST

CATHODE

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

STYLE 7: PIN 1. GATE 2. COLLECTOR

3 FMITTER

4. COLLECTOR

STYLE 8:

PIN 1. N/C 2. CATHODE

3 ANODE

CATHODE

STYLE 6:

PIN 1. MT1 2. MT2

3 GATE

device data sheet for actual part marking.

Pb-Free indicator, "G" or microdot "■", may

or may not be present. Some products may

not follow the Generic Marking.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales