NTLJS3180PZ

Power MOSFET

-20 V, -7.7 A, μCool™ Single P-Channel, ESD, 2x2 mm WDFN Package

Features

- WDFN 2x2 mm Package with Exposed Drain Pads for Excellent Thermal Conduction
- Lowest R_{DS(on)} Solution in 2x2 mm Package
- Footprint Same as SC-88 Package
- Low Profile (< 0.8 mm) for Easy Fit in Thin Environments
- ESD Protected
- This is a Pb-Free Device

Applications

- Optimized for Battery and Load Management Applications in Portable Equipment
- High Side Load Switch
- Battery Switch
- DC-DC Converters

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	-20	V
Gate-to-Source Voltage			V_{GS}	±8.0	V
Continuous Drain	Steady	T _A = 25°C	I _D	-5.9	Α
Current (Note 1)	State	T _A = 85°C		-4.2	
	t ≤ 5 s	$T_A = 25^{\circ}C$		-7.7	
Power Dissipation (Note 1)	Steady State	T _A = 25°C	P _D	1.9	W
	t ≤ 5 s			3.3	
Continuous Drain	Steady	T _A = 25°C	I _D	-3.5	Α
Current (Note 2)		T _A = 85°C		-2.5	
Power Dissipation (Note 2)	State	T _A = 25°C	P_{D}	0.7	W
Pulsed Drain Current	t _p = 10 μs		I _{DM}	-23	Α
Operating Junction and Storage Temperature		T _J , T _{STG}	–55 to 150	°C	
Source Current (Body Diode) (Note 2)			I _S	-2.8	Α
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- Surface Mounted on FR4 Board using the minimum recommended pad size, (30 mm², 2 oz Cu).



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
	38 mΩ @ –4.5 V	
-20 V	50 mΩ @ –2.5 V	-7.7 A
	75 mΩ @ –1.8 V	7.77
	200 mΩ @ –1.5 V	



P-CHANNEL MOSFET



WDFN6 CASE 506AP



MARKING


AA = Specific Device Code

= Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



(Top View)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTLJS3180PZTAG	WDFN6	3000/Tape & Reel
NTLJS3180PZTBG	(Pb-Free)	13000/ Tape & Tieer

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

NTLJS3180PZ

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 3)	$R_{ heta JA}$	65	
Junction-to-Ambient - Steady State Min Pad (Note 4)	$R_{ heta JA}$	180	°C/W
Junction-to-Ambient – $t \le 5$ s (Note 3)	$R_{ heta JA}$	38	

- Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
 Surface Mounted on FR4 Board using the minimum recommended pad size (30 mm², 2 oz Cu).

MOSFET ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = -25$	50 μΑ	-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	$I_D = -250 \mu A$, Ref to 25°C			-5.0		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -16 V, V _{GS} = 0 V	$T_J = 25^{\circ}C$			-1.0	μΑ
		v _{DS} = -10 v, v _{GS} = 0 v	T _J = 85°C			-10	1
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V$, $V_{GS} = \pm$	8.0 V			±10	μΑ
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = -2$	50 μΑ	-0.45		-1.0	V
Gate Threshold Temperature Coefficient	V _{GS(TH)} /T _J				3.0		mV/°C
Drain-to-Source On-Resistance	R _{DS(on)}	$V_{GS} = -4.5 \text{ V}, I_D = -4.5 \text{ V}$	-3.0 A		30	38	mΩ
		$V_{GS} = -2.5 \text{ V}, I_D = -$	-3.0 A		40	50	1
		$V_{GS} = -1.8 \text{ V}, I_D = -1.8 \text{ V}$	-2.0 A		55	75	1
		$V_{GS} = -1.5 \text{ V}, I_D = -1.5 \text{ V}$	-1.8 A		85	200	1
Forward Transconductance	9 _{FS}	$V_{DS} = -16 \text{ V}, I_D = -3.0 \text{ A}$			7.7		S
CHARGES, CAPACITANCES AND GA	TE RESISTANO	CE					
Input Capacitance	C _{ISS}	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = -16 \text{ V}$			1100		pF
Output Capacitance	C _{OSS}				180		1
Reverse Transfer Capacitance	C _{RSS}				130		1
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = -4.5 \text{ V}, V_{DS} = -16 \text{ V},$ $I_D = -3.0 \text{ A}$			13	19.5	nC
Threshold Gate Charge	Q _{G(TH)}				0.5		1
Gate-to-Source Charge	Q_{GS}				1.4		1
Gate-to-Drain Charge	Q_{GD}				4.2		1
SWITCHING CHARACTERISTICS (No	te 6)						
Turn-On Delay Time	t _{d(ON)}				8.0		ns
Rise Time	t _r	$V_{GS} = -4.5 \text{ V}, V_{DD} =$	–10 V,		15		1
Turn-Off Delay Time	t _{d(OFF)}	$V_{GS} = -4.5 \text{ V}, V_{DD} = -10 \text{ V},$ $I_{D} = -3.0 \text{ A}, R_{G} = 3.0 \Omega$			70		1
Fall Time	t _f				67		1
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Recovery Voltage	V_{SD}	T _J = 25	T _J = 25°C		-0.7	-1.0	
		$V_{GS} = 0 \text{ V}, \text{ IS} = -2.0 \text{ A}$	T _J = 125°C		-0.6	0.6 V	
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V}, d_{ISD}/d_t = 100 \text{ A}/\mu\text{s},$ $I_S = -2.0 \text{ A}$			60		
Charge Time	ta				16		ns
Discharge Time	t _b				44		1
Reverse Recovery Time	Q _{RR}				41		nC

- 5. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.
 6. Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current versus Voltage

TYPICAL PERFORMANCE CURVES ($T_J = 25^{\circ}$ C unless otherwise noted)



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

NTLJS3180PZ

TYPICAL PERFORMANCE CURVES (T $_{J}$ = 25°C unless otherwise noted)




Figure 12. Thermal Response

Α

В

Ε





SCALE 4:1

PIN ONE REFERENCE

2X | \triangle | 0.10 |

0.10 C

WDFN6 2x2 CASE 506AP-01 **ISSUE B**

DATE 26 APR 2006

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20mm FROM TERMINAL.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- CENTER TERMINAL LEAD IS OPTIONAL. TERMINAL LEAD IS CONNECTED TO TERMINAL LEAD # 4.
- 2. PINS 1, 2, 5 AND 6 ARE TIED TO THE FLAG.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.70	0.80		
A1	0.00	0.05		
A3	0.20 REF			
b	0.25	0.35		
b1	0.51	0.61		
D	2.00 BSC			
D2	1.00	1.20		
E	2.00 BSC			
E2	1.10	1.30		
е	0.65 BSC			
K	0.15 REF			
L	0.20	0.30		
L2	0.20	0.30		
J	0.27 REF			
J1	0.65 REF			

GENERIC MARKING DIAGRAM*




XX = Specific Device Code

= Date Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present.


SOLDERMASK DEFINED MOUNTING FOOTPRINT



DOCUMENT NUMBER:	98AON20860D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	6 PIN WDFN 2X2, 0.65P		PAGE 1 OF 1	

В

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



STYLE 1:

PIN 1. DRAIN

DRAIN 2.

GATE

SOURCE DRAIN

5. DRAIN 6.

STYLE 2:

PIN 1. COLLECTOR 2. COLLECTOR

3. BASE

EMITTER

COLLECTOR 5. COLLECTOR

© Semiconductor Components Industries, LLC, 2019

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales