MOSFET – Power, Single, **N-Channel, DPAK/IPAK** 25 V, 73 A

Features

- Trench Technology
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These are Pb-Free Devices

Applications

- VCORE Applications
- DC-DC Converters
- High/Low Side Switching

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

| Para | Parameter | | | | Unit |
|---|-----------------------------|-----------------------|--------------------------------------|----------------|------|
| Drain-to-Source Vo | tage | | V_{DSS} | 25 | V |
| Gate-to-Source Vol | Gate-to-Source Voltage | | | ±20 | V |
| Continuous Drain | | T _A = 25°C | Ι _D | 14 | Α |
| Current R _{θJA} (Note 1) | | T _A = 85°C | | 10.9 | |
| Power Dissipation $R_{\theta JA}$ (Note 1) | | T _A = 25°C | P_{D} | 2.0 | W |
| Continuous Drain | 1 | T _A = 25°C | ID | 11.2 | Α |
| Current R _{θJA} (Note 2) | Steady State | T _A = 85°C | | 8.7 | |
| Power Dissipation $R_{\theta JA}$ (Note 2) | Siale | T _A = 25°C | P_{D} | 1.3 | W |
| Continuous Drain | | $T_C = 25^{\circ}C$ | I _D | 73 | Α |
| Current R _{θJC} (Note 1) | | T _C = 85°C | | 56 | |
| Power Dissipation $R_{\theta JC}$ (Note 1) | | T _C = 25°C | P_{D} | 54.5 | W |
| Pulsed Drain Current | t _p =10μs | T _A = 25°C | I _{DM} | 146 | Α |
| Current Limited by P | ackage | T _A = 25°C | I _{DmaxPkg} | 45 | Α |
| Operating Junction a Temperature | ınd Storage | | T _J , T _{STG} | -55 to +175 | °C |
| Source Current (Boo | Source Current (Body Diode) | | | 45 | Α |
| Drain to Source dV/dt | | | dV/dt | 6 | V/ns |
| Single Pulse Drain-to-Source Avalanche Energy (T_J = 25°C, V_{DD} = 50 V, V_{GS} = 10 V, I_L = 15 A_{pk} , L = 1.0 mH, R_G = 25 Ω) | | | EAS | 112.5 | mJ |
| Lead Temperature for (1/8" from case for 1 | | Purposes | TL | 260 | °C |


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



ON Semiconductor®

http://onsemi.com

| V _{(BR)DSS} | R _{DS(ON)} MAX | I _D MAX |
|----------------------|-------------------------|--------------------|
| 25 V | 6.2 mΩ @ 10 V | 73 A |
| 23 V | 9.3 mΩ @ 4.5 V | 73.4 |







STYLE 2




IPAK CASE 369AD (Straight Lead) STYLE 2



CASE 369D (Straight Lead **DPAK) STYLE 2**

MARKING DIAGRAMS & PIN ASSIGNMENTS



= Assembly Location* = Year WW = Work Week 4858N = Device Code

= Pb-Free Package

* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

| Parameter | Symbol | Value | Unit |
|---|---------------------|-------|------|
| Junction-to-Case (Drain) | $R_{	heta JC}$ | 2.75 | °C/W |
| Junction-to-TAB (Drain) | $R_{\theta JC-TAB}$ | 3.5 | |
| Junction-to-Ambient - Steady State (Note 1) | $R_{	heta JA}$ | 73.5 | |
| Junction-to-Ambient - Steady State (Note 2) | $R_{\theta JA}$ | 116 | |

- Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_{.I} = 25°C unless otherwise specified)

| Parameter | Symbol | Test Condition | | Min | Тур | Max | Unit |
|--|-------------------------------------|--|-----------------------------|------|------|------|-------|
| OFF CHARACTERISTICS | <u>.</u> | | | | | | |
| Drain-to-Source Breakdown Voltage | V _{(BR)DSS} | $V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$ | | 25 | | | ٧ |
| Drain-to-Source Breakdown Voltage Temperature Coefficient | V _{(BR)DSS} / | | | | 22 | | mV/°C |
| Zero Gate Voltage Drain Current | I _{DSS} | V _{GS} = 0 V, | T _J = 25°C | | | 1.0 | , |
| | | $V_{DS} = 20 \text{ V}$ | T _J = 125°C | | | 10 | μΑ |
| Gate-to-Source Leakage Current | I _{GSS} | V _{DS} = 0 V, V _{GS} | ; = ±20 V | | | ±100 | nA |
| ON CHARACTERISTICS (Note 3) | | | | | | | |
| Gate Threshold Voltage | V _{GS(TH)} | $V_{GS} = V_{DS}, I_{D}$ | = 250 μΑ | 1.45 | | 2.5 | V |
| Negative Threshold Temperature Coefficient | V _{GS(TH)} /T _J | | | | 5.3 | | mV/°C |
| Drain-to-Source On Resistance | R _{DS(on)} | V _{GS} = 10 V | I _D = 30 A | | 5.2 | 6.2 | |
| | | V _{GS} = 4.5 V | I _D = 30 A | | 7.3 | 9.3 | mΩ |
| Forward Transconductance | 9FS | V _{DS} = 1.5 V, I _D = 15 A | | | 55 | | S |
| CHARGES AND CAPACITANCES | | | | | | | |
| Input Capacitance | C _{ISS} | V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 12 V | | | 1563 | | |
| Output Capacitance | C _{OSS} | | | | 405 | | pF |
| Reverse Transfer Capacitance | C _{RSS} | | | | 200 | | 1 |
| Total Gate Charge | Q _{G(TOT)} | | | | 12.8 | 19.2 | |
| Threshold Gate Charge | Q _{G(TH)} | | 45.77. | | 1.3 | | |
| Gate-to-Source Charge | Q_{GS} | $V_{GS} = 4.5 \text{ V}, V_{DS} =$ | 15 V, I _D = 30 A | | 4.7 | | nC |
| Gate-to-Drain Charge | Q_{GD} | | | | 5.2 | | 1 |
| Total Gate Charge | Q _{G(TOT)} | V _{GS} = 10 V, V _{DS} = 1 | 5 V, I _D = 30 A | | 25.7 | | nC |
| SWITCHING CHARACTERISTICS (Note 4 | 1) | | | | | | - |
| Turn-On Delay Time | t _{d(ON)} | | | | 12.6 | | |
| Rise Time | t _r | V _{GS} = 4.5 V, V _□ | os = 15 V, | | 20.2 | | 1 |
| Turn-Off Delay Time | t _{d(OFF)} | I _D = 15 A, R _G | = 3.0 Ω | | 16.4 | | ns |
| Fall Time | t _f | | | | 5.1 | | 1 |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 3. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.
- 4. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified) (continued)


| Parameter | Symbol | Test Condition | | Min | Тур | Max | Unit |
|------------------------------|---------------------|--|-----------------------|------|--------|-----|------|
| SWITCHING CHARACTERISTICS (N | Note 4) | | | | | | |
| Turn-On Delay Time | t _{d(ON)} | | | | 7.7 | | |
| Rise Time | t _r | V _{GS} = 11.5 V, V _Γ | _{os} = 15 V, | | 17.3 | | |
| Turn-Off Delay Time | t _{d(OFF)} | $V_{GS} = 11.5 \text{ V, } V_{E}$ $I_{D} = 15 \text{ A, } R_{G}$ | = 3.0 Ω | | 23.8 | | ns |
| Fall Time | t _f | | | | 2.8 | | |
| DRAIN-SOURCE DIODE CHARACT | ERISTICS | | | | | | |
| Forward Diode Voltage | V_{SD} | V _{GS} = 0 V, | T _J = 25°C | | 0.87 | 1.2 | |
| | | $V_{GS} = 0 \text{ V},$ $I_{S} = 30 \text{ A}$ $T_{J} = 125^{\circ}\text{C}$ | | 0.73 | | V | |
| Reverse Recovery Time | t _{RR} | $V_{GS} = 0 \text{ V, dIS/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 30 \text{ A}$ | | | 11.6 | | |
| Charge Time | t _a | | | | 7.8 | | ns |
| Discharge Time | t _b | | | | 3.7 | | |
| Reverse Recovery Charge | Q _{RR} | | | | 3.0 | | nC |
| PACKAGE PARASITIC VALUES | | | | | | | |
| Source Inductance | L _S | | | | 2.49 | | nΗ |
| Drain Inductance, DPAK | L _D | | | | 0.0164 | | |
| Drain Inductance, IPAK | L _D | T _A = 25°C | | | 1.88 | | |
| Gate Inductance | L _G | | | | 3.46 | | |
| Gate Resistance | R _G | | | | 0.7 | | Ω |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.

4. Switching characteristics are independent of operating junction temperatures.


TYPICAL PERFORMANCE CURVES



90 $V_{DS} \ge 10 \text{ V}$ 80 DRAIN CURRENT (AMPS) 70 60 50 40 30 T_J = 125°C 20 $T_J = 25^{\circ}C$ ۵ 10 T_J = -55°C 0 L 2 3 4 5 V_{GS}, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

V_{DS}, DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 6. Drain-to-Source Leakage Current
vs. Drain Voltage

TYPICAL PERFORMANCE CURVES




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

TYPICAL PERFORMANCE CURVES




Figure 13. Thermal Response

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|--------------|---|-----------------------|
| NTD4858NT4G | DPAK (Pb-Free) | 2500 / Tape & Reel |
| NTD4858N-1G | IPAK (Pb-Free) | 75 Units / Rail |
| NTD4858N-35G | IPAK Trimmed Lead (3.5 \pm 0.15 mm) (Pb-Free) | 75 Units / Rail |


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


MECHANICAL CASE OUTLINE





DATE 15 DEC 2010





NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

| | INCHES | | MILLIN | IETERS |
|-----|--------|-------|----------|--------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 0.235 | 0.245 | 5.97 | 6.35 |
| В | 0.250 | 0.265 | 6.35 | 6.73 |
| С | 0.086 | 0.094 | 2.19 | 2.38 |
| D | 0.027 | 0.035 | 0.69 | 0.88 |
| E | 0.018 | 0.023 | 0.46 | 0.58 |
| F | 0.037 | 0.045 | 0.94 | 1.14 |
| G | 0.090 | BSC | 2.29 BSC | |
| Н | 0.034 | 0.040 | 0.87 | 1.01 |
| J | 0.018 | 0.023 | 0.46 | 0.58 |
| K | 0.350 | 0.380 | 8.89 | 9.65 |
| R | 0.180 | 0.215 | 4.45 | 5.45 |
| S | 0.025 | 0.040 | 0.63 | 1.01 |
| ٧ | 0.035 | 0.050 | 0.89 | 1.27 |
| Z | 0.155 | | 3.93 | |

MARKING DIAGRAMS

STYLE 1: PIN 1. BASE 2. COLLECTOR **EMITTER** 3 COLLECTOR STYLE 6: PIN 1. MT1 2. MT2 3. GATE STYLE 5: PIN 1. GATE

2. ANODE 3. CATHODE

ANODE

STYLE 2: PIN 1. GATE 2. DRAIN SOURCE 3 4. DRAIN

MT2

4. CATHODE STYLE 7: PIN 1. GATE 2. COLLECTOR

STYLE 3: PIN 1. ANODE


3. EMITTER COLLECTOR

2. CATHODE

3 ANODE

STYLE 4: PIN 1. CATHODE

 ANODE
 GATE 4. ANODE






xxxxxxxxx = Device Code Α = Assembly Location IL = Wafer Lot Υ = Year WW = Work Week

| DOCUMENT NUMBER: | 98AON10528D | Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED | , , |
|------------------|-----------------------------|---|-------------|
| DESCRIPTION: | IPAK (DPAK INSERTION MOUNT) | | PAGE 1 OF 1 |

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

4. ANODE



DETAIL A ROTATED 90° CW

COLLECTOR



DATE 03 JUN 2010


NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-
- MENSIONS b3, L3 and Z.
 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

| | INC | HES | MILLIN | IETERS |
|-----|-----------|-------|----------|--------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 0.086 | 0.094 | 2.18 | 2.38 |
| A1 | 0.000 | 0.005 | 0.00 | 0.13 |
| b | 0.025 | 0.035 | 0.63 | 0.89 |
| b2 | 0.030 | 0.045 | 0.76 | 1.14 |
| b3 | 0.180 | 0.215 | 4.57 | 5.46 |
| С | 0.018 | 0.024 | 0.46 | 0.61 |
| c2 | 0.018 | 0.024 | 0.46 | 0.61 |
| D | 0.235 | 0.245 | 5.97 | 6.22 |
| Е | 0.250 | 0.265 | 6.35 | 6.73 |
| е | 0.090 | BSC | 2.29 BSC | |
| Н | 0.370 | 0.410 | 9.40 | 10.41 |
| L | 0.055 | 0.070 | 1.40 | 1.78 |
| L1 | 0.108 | REF | 2.74 | REF |
| L2 | 0.020 BSC | | 0.51 | BSC |
| L3 | 0.035 | 0.050 | 0.89 | 1.27 |
| L4 | | 0.040 | | 1.01 |
| Z | 0.155 | | 3.93 | |

STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE STYLE 1: PIN 1. BASE STYLE 2: PIN 1. GATE STYLE 3: PIN 1. ANODE 2. COLLECTOR 3. EMITTER 2. CATHODE 3. ANODE 2. DRAIN 3. SOURCE 4. COLLECTOR 4. DRAIN CATHODE STYLE 5: STYLE 6: STYLE 7: PIN 1. GATE 2. ANODE 3. CATHODE PIN 1. GATE 2. COLLECTOR PIN 1. MT1 2. MT2 3. GATE 3. EMITTER


GENERIC MARKING DIAGRAM*



XXXXXX = Device Code Α = Assembly Location L = Wafer Lot ٧ = Year = Work Week WW = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking.

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| DOCUMENT NUMBER: | 98AON13126D | Electronic versions are uncontrolled except when accessed directly from the Document Repose Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|---------------------|--|-------------|
| DESCRIPTION: | DPAK (SINGLE GAUGE) | | PAGE 1 OF 1 |

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others

MECHANICAL CASE OUTLINE





3.5 MM IPAK, STRAIGHT LEAD


CASE 369AD **ISSUE B**

DATE 18 APR 2013










- NOTES:
 1.. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2.. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD GATE OR MOLD FLASH.

| | MILLIMETERS | | | |
|-----|-------------|------|--|--|
| DIM | MIN | MAX | | |
| Α | 2.19 | 2.38 | | |
| A1 | 0.46 | 0.60 | | |
| A2 | 0.87 | 1.10 | | |
| b | 0.69 | 0.89 | | |
| b1 | 0.77 | 1.10 | | |
| D | 5.97 | 6.22 | | |
| D2 | 4.80 | | | |
| E | 6.35 | 6.73 | | |
| E2 | 4.57 | 5.45 | | |
| E3 | 4.45 | 5.46 | | |
| е | 2.28 | BSC | | |
| L | 3.40 | 3.60 | | |
| L1 | | 2.10 | | |
| L2 | 0.89 | 1.27 | | |

GENERIC MARKING DIAGRAMS*

Integrated

Discrete





STYLE 5:

PIN 1. GATE

2. COLLECTOR 3. EMITTER

ANODE
 CATHODE

ANODE

COLLECTOR

STYLE 6:

PIN 1. MT1

MT2
 GATE

MT2

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE DRAIN

STYLE 3: PIN 1. ANODE 2. CATHODE 3. ANODE

CATHODE

STYLE 7: PIN 1. GATE

2. COLLECTOR 3. EMITTER COLLECTOR

STYLE 4: PIN 1. CATHODE 2. ANODE

3. GATE ANODE

> XXXXXX = Device Code

Α = Assembly Location

L = Wafer Lot Υ = Year WW = Work Week G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| DOCUMENT NUMBER: | 98AON23319D | Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|-------------------------|---|--|--|
| DESCRIPTION: | 3.5 MM IPAK, STRAIGHT L | 3.5 MM IPAK, STRAIGHT LEAD | | |

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales