Preferred Devices

Dual Common Base-Collector Bias Resistor Transistors

NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base–emitter resistor. These digital transistors are designed to replace a single device and its external resistor bias network. The BRT eliminates these individual components by integrating them into a single device. In the NSTB1002DXV5T1G series, two complementary devices are housed in the SOT–553 package which is ideal for low power surface mount applications where board space is at a premium.

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- Available in 8 mm, 7 inch Tape and Reel
- These are Pb-Free Devices

MAXIMUM RATINGS ($T_A = 25^{\circ}C$ unless otherwise noted, common for Q_1 and Q_2 , – minus sign for Q_1 (PNP) omitted)

		Value		
Rating	Symbol	Q1	Q2	Unit
Collector-Base Voltage	V _{CBO}	-40	50	Vdc
Collector-Emitter Voltage	V _{CEO}	-40	50	Vdc
Collector Current	Ic	-200	100	mAdc

THERMAL CHARACTERISTICS

Characteristic			
(One Junction Heated)	Symbol	Max	Unit
Total Device Dissipation T _A = 25°C Derate above 25°C	P _D	357 (Note 1) 2.9 (Note 1)	mW mW/°C
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	350 (Note 1)	°C/W
Characteristic (Both Junctions Heated)	Symbol	Max	1114
	0,00.	IVIAA	Unit
Total Device Dissipation T _A = 25°C Derate above 25°C	P _D	500 (Note 1) 4.0 (Note 1)	mW mW/°C
		500 (Note 1)	mW


Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. FR-4 @ Minimum Pad



ON Semiconductor®

http://onsemi.com





MARKING DIAGRAM



U9 = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping
NSTB1002DXV5T1G	SOT-553 (Pb-Free)	4 mm pitch 4000/Tape & Reel
NSTB1002DXV5T5G		2 mm pitch 8000/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Q1 TRANSISTOR: PNP OFF CHARACTERISTICS					
Collector - Emitter Breakdown Voltage (Note	2)	V _{(BR)CEO}	-40	_	Vdc
Collector - Base Breakdown Voltage		V _{(BR)CBO}	-40	-	Vdc
Emitter – Base Breakdown Voltage		V _{(BR)EBO}	-5.0	-	Vdc
Base Cutoff Current		I _{BL}	-	-50	nAdc
Collector Cutoff Current		I _{CEX}	_	-50	nAdc
ON CHARACTERISTICS (Note 2)				•	•
DC Current Gain $ \begin{array}{l} \text{(I}_{C} = -0.1 \text{ mAdc, V}_{CE} = -1.0 \text{ Vdc)} \\ \text{(I}_{C} = -1.0 \text{ mAdc, V}_{CE} = -1.0 \text{ Vdc)} \\ \text{(I}_{C} = -1.0 \text{ mAdc, V}_{CE} = -1.0 \text{ Vdc)} \\ \text{(I}_{C} = -10 \text{ mAdc, V}_{CE} = -1.0 \text{ Vdc)} \\ \text{(I}_{C} = -50 \text{ mAdc, V}_{CE} = -1.0 \text{ Vdc)} \\ \text{(I}_{C} = -100 \text{ mAdc, V}_{CE} = -1.0 \text{ Vdc)} \end{array} $		h _{FE}	60 80 100 60 30	- 300 - -	-
		V _{CE(sat)}	<u>-</u>	-0.25 -0.4	Vdc
Base – Emitter Saturation Voltage ($I_C = -10$ mAdc, $I_B = -1.0$ mAdc) ($I_C = -50$ mAdc, $I_B = -5.0$ mAdc)		V _{BE(sat)}	-0.65 -	-0.85 -0.95	Vdc
SMALL-SIGNAL CHARACTERISTICS					
Current-Gain - Bandwidth Product		f _T	250	-	MHz
Output Capacitance		C _{obo}	-	4.5	pF
Input Capacitance		C _{ibo}	-	10.0	pF
Input Impedance ($V_{CE} = -10 \text{ Vdc}$, $I_{C} = -1.0 \text{ mAdc}$, $f = 1.0$	kHz)	h _{ie}	2.0	12	kΩ
Voltage Feedback Ratio $(V_{CE} = -10 \text{ Vdc}, I_{C} = -1.0 \text{ mAdc}, f = 1.0$	kHz)	h _{re}	0.1	10	X 10 ⁻⁴
Small – Signal Current Gain (V _{CE} = -10 Vdc, I _C = -1.0 mAdc, f = 1.0	kHz)	h _{fe}	100	400	-
Output Admittance $(V_{CE} = -10 \text{ Vdc}, I_C = -1.0 \text{ mAdc}, f = 1.0$	kHz)	h _{oe}	3.0	60	μmhos
Noise Figure ($V_{CE} = -5.0 \text{ Vdc}$, $I_{C} = -100 \mu\text{Adc}$, $R_{S} = 1$.0 kΩ, f = 1.0 kHz)	nF	-	4.0	dB
SWITCHING CHARACTERISTICS					
Delay Time	$(V_{CC} = -3.0 \text{ Vdc}, V_{BE} = 0.5 \text{ Vdc})$	t _d	-	35	ne
Rise Time	$(I_C = -10 \text{ mAdc}, I_{B1} = -1.0 \text{ mAdc})$	t _r	-	35	ns
Storage Time	$(V_{CC} = -3.0 \text{ Vdc}, I_{C} = -10 \text{ mAdc})$	t _s	-	225	no
Fall Time	$(I_{B1} = I_{B2} = -1.0 \text{ mAdc})$	t _f	-	75	ns
Q2 TRANSISTOR: NPN OFF CHARACTERISTICS					
Collector-Base Cutoff Current (V _{CB} = 50 V, I _E = 0)	I _{CBO}	-	-	100	nAdc
Collector-Emitter Cutoff Current (V _{CB} = 50 V, I _B = 0)	I _{CEO}	-	-	500	nAdc
	1		 	i –	

^{2.} Pulse Test: Pulse Width $\leq 300~\mu s;$ Duty Cycle $\leq 2.0\%.$

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (T_A = 25^{\circ}C \ unless \ otherwise \ noted)$

Characteristic	Symbol	Min	Тур	Max	Unit
ON CHARACTERISTICS		,	1		
Collector-Base Breakdown Voltage (I _C = 10 μA, I _E = 0)	V _(BR) CBO	50	_	_	Vdc
Collector-Emitter Breakdown Voltage (I _C = 2.0 mA, I _B = 0)	V _{(BR)CEO}	50	-	_	Vdc
DC Current Gain (V _{CE} = 10 V, I _C = 5.0 mA)	h _{FE}	80	140	-	
Collector–Emitter Saturation Voltage (I _C = 10 mA, I _B = 0.3 mA)	V _{CE(SAT)}	-	-	0.25	Vdc
Output Voltage (on) $(V_{CC} = 5.0 \text{ V}, V_B = 2.5 \text{ V}, R_L = 1.0 \text{ k}\Omega)$	V _{OL}	-	-	0.2	Vdc
Output Voltage (off) ($V_{CC} = 5.0 \text{ V}, V_B = 0.5 \text{ V}, R_L = 1.0 \text{ k}\Omega$)	V _{OH}	4.9	_	_	Vdc
Input Resistor	R1	33	47	61	kΩ
Resistor Ratio	R1/R2	0.8	1.0	1.2	

^{2.} Pulse Test: Pulse Width \leq 300 μ s; Duty Cycle \leq 2.0%.




Figure 1. Derating Curve

TYPICAL ELECTRICAL CHARACTERISTICS — PNP TRANSISTOR




Figure 2. DC Current Gain

TYPICAL ELECTRICAL CHARACTERISTICS — NPN TRANSISTOR




Figure 3. V_{CE(sat)} versus I_C




Figure 4. DC Current Gain




Figure 5. Output Capacitance




Figure 6. Output Current versus Input Voltage





Figure 7. Input Voltage versus Output Current




SOT-553, 5 LEAD CASE 463B ISSUE C

DATE 20 MAR 2013



RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETERS

 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH
 THICKNESS: MINIMUM LEAD THICKNESS IS THE MINIMUM
 THICKNESS OF BASE MATERIAL.

	MILLIMETERS				INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.50	0.55	0.60	0.020	0.022	0.024
b	0.17	0.22	0.27	0.007	0.009	0.011
С	0.08	0.13	0.18	0.003	0.005	0.007
D	1.55	1.60	1.65	0.061	0.063	0.065
E	1.15	1.20	1.25	0.045	0.047	0.049
е		0.50 BSC			0.020 BSC)
L	0.10	0.20	0.30	0.004	0.008	0.012
HE	1.55	1.60	1.65	0.061	0.063	0.065

GENERIC MARKING DIAGRAM*



XX = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

;	STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:
	PIN 1. BASE	PIN 1. CATHODE	PIN 1. ANODE 1	PIN 1. SOURCE 1	PIN 1. ANODE
	2. EMITTER	2. COMMON ANODE	2. N/C	2. DRAIN 1/2	2. EMITTER
	3. BASE	CATHODE 2	3. ANODE 2	SOURCE 1	3. BASE
	4. COLLECTOR	CATHODE 3	CATHODE 2	4. GATE 1	4. COLLECTOR
	5. COLLECTOR	5. CATHODE 4	5. CATHODE 1	5. GATE 2	5. CATHODE
;	STYLE 6:	STYLE 7:	STYLE 8:	STYLE 9:	
	PIN 1. EMITTER 2	PIN 1. BASE	PIN 1. CATHODE	PIN 1. ANODE	
	2. BASE 2	2. EMITTER	COLLECTOR	CATHODE	
	3. EMITTER 1	3. BASE	3. N/C	ANODE	
	4. COLLECTOR 1	4. COLLECTOR	4. BASE	4. ANODE	
	COLLECTOR 2/BASE 1	COLLECTOR	5. EMITTER	5. ANODE	

DOCUMENT NUMBER:	98AON11127D	Electronic versions are uncontrolled accessed directly from the Document I versions are uncontrolled except v "CONTROLLED COPY" in red.	Electronic versions are uncontrolled except when		
STATUS:	ON SEMICONDUCTOR STANDARD		. ,		
NEW STANDARD:					
DESCRIPTION:	SOT-553, 5 LEAD		PAGE 1 OF 2		



DOCUMENT	NUMBER:
98AON11127	'D

PAGE 2 OF 2

ISSUE	REVISION	DATE
Α	ADDED STYLES 3-9. REQ. BY D. BARLOW	11 NOV 2003
В	ADDED NOMINAL VALUES AND UPDATED GENERIC MARKING DIAGRAM. REQ. BY HONG XIAO	27 MAY 2005
С	UPDATED DIMENSIONS D, E, AND HE. REQ. BY J. LETTERMAN.	20 MAR 2013

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales