Dual 2-Input OR Gate

The NLX2G32 is a high performance dual 2-input OR Gate operating from a 1.65 V to 5.5 V supply.

Features

- Extremely High Speed: t_{PD} 2.5 ns (typical) at $V_{CC} = 5 \text{ V}$
- Designed for 1.65 V to 5.5 V V_{CC} Operation
- Over Voltage Tolerant Inputs
- LVTTL Compatible Interface Capability With 5 V TTL Logic with V_{CC} = 3 V
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current Substantially Reduces System Power Requirements
- Replacement for NC7WZ32
- Chip Complexity: FET = 120
- These are Pb-Free Devices




Figure 1. Pinout




Figure 2. Logic Symbol

PIN ASSIGNMENT

Pin	Function
1	A1
2	B1
3	Y2
4	GND
5	A2
6	B2
7	Y1
8	V _{CC}

FUNCTION TABLE

Input		Output Y = A + B
Α	В	Υ
L	L	L
L	Н	Н
Н	L	Н
Н	Н	Н



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



ULLGA8 1.45 x 1.0 CASE 613AA





ULLGA8 1.6 x 1.0 CASE 613AB





ULLGA8 1.95 x 1.0 CASE 613AC





UDFN8 1.45 x 1.0 CASE 517BZ





UDFN8 1.6 x 1.0 CASE 517BY





UDFN8 1.95 x 1.0 CASE 517CA



XX

= Specific Device Code

M = Date Code

= Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +7.0	V
VI	DC Input Voltage		-0.5 to +7.0	V
Vo	DC Output Voltage		-0.5 to +7.0	V
I _{IK}	DC Input Diode Current V _I <	GND	-50	mA
I _{OK}	DC Output Diode Current V _O <	GND	-50	mA
Io	DC Output Sink Current		±50	mA
I _{CC}	DC Supply Current per Supply Pin		± 100	mA
I _{GND}	DC Ground Current per Ground Pin		± 100	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		260	°C
T _J	Junction Temperature under Bias		+ 150	°C
θ_{JA}	Thermal Resistance (N	lote 1)	250	°C/W
P_{D}	Power Dissipation in Still Air at 85°C		250	mW
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating Oxygen Index: 28	to 34	UL 94 V-0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage Human Body Model (No Machine Model (No Charged Device Model (No Charged D	ote 3)	> 2000 > 200 N/A	٧
I _{Latch-Up}	Latch-Up Performance Above V _{CC} and Below GND at 85°C (No	ote 5)	±500	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.
 Tested to EIA/JESD22-A114-A.
- 3. Tested to EIA/JESD22-A115-A.
- 4. Tested to JESD22-C101-A.
- 5. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Max	Unit
V _{CC}	Supply Voltage	Operating Data Retention Only	1.65 1.5	5.5 5.5	V
VI	Input Voltage	(Note 6)	0	5.5	V
Vo	Output Voltage	(HIGH or LOW State)	0	V _{CC}	V
T _A	Operating Free-Air Temperature		-40	+ 85	°C
Δt/ΔV	Input Transition Rise or Fall Rate	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V} \\ V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V} \\ V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V} \\ V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0 0 0	20 20 10 5	ns/V

6. Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

DC ELECTRICAL CHARACTERISTICS

			V _{CC}	TA	= +25°	С	T _A = -4 +85		
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Unit
V _{IH}	HIGH Level Input Voltage		1.65 to 1.95	0.75 V _{CC} 0.7 V _{CC}			0.75 V _{CC} 0.7 V _{CC}		٧
V _{IL}	LOW Level Input Voltage		1.65 to 1.95 2.3 to 5.5			0.3 V _{CC}		0.3 V _{CC}	٧
V _{OH}	HIGH Level Output Voltage V _{IN} = V _{IH}	I _{OH} = -100 μA	1.65 2.3 3.0 4.5	1.55 2.2 2.9 4.4	1.65 2.3 3.0 4.5		1.55 2.2 2.9 4.4		V
		$I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ $I_{OH} = -16 \text{ mA}$ $I_{OH} = -24 \text{ mA}$ $I_{OH} = -32 \text{ mA}$	1.65 2.3 3.0 3.0 4.5	1.29 1.9 2.4 2.3 3.8	1.52 2.15 2.8 2.68 4.2		1.20 1.9 2.4 2.3 3.8		
V _{OL}	Low-Level Output Voltage V _{IN} = V _{IL}	Ι _{ΟL} = 100 μΑ	1.65 2.3 3.0 4.5		0 0 0 0	0.1 0.1 0.1 0.1			V
		I _{OH} = 4 mA I _{OH} = 8 mA I _{OH} = 16 mA I _{OH} = 24 mA I _{OH} = 32 mA	1.65 2.3 3.0 3.0 4.5		0.08 0.1 0.15 0.22 0.22	0.24 0.3 0.4 0.55 0.55			
I _{IN}	Input Leakage Current	V _{IN} = V _{CC} or GND	0 to 5.5			±0.1		±1.0	μΑ
I _{OFF}	Power OFF Leakage Current	V _{IN} or V _{OUT} = 5.5 V	0.0			1.0		10	
I _{CC}	Quiescent Supply Current	V _{IN} = V _{CC} or GND	5.5			1.0		10	μΑ

AC ELECTRICAL CHARACTERISTICS t_{R} = t_{F} = $3.0\;\text{ns}$

			V _{CC}		T _A = 25°C	;	-40°C ≤	T _A ≤ 85°C	
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Unit
t _{PLH}	Propagation Delay (Figure 3 and 4)	R_L = 1 M Ω , C_L = 15 pF	1.8 ± 0.15 2.5 ± 0.2	2.0 1.0	8.0 3.5	9.5 5.8	2.0 1.0	10.5 6.2	ns
t _{PHL}		R_L = 1 M Ω , C_L = 15 pF	3.3 ± 0.3	0.8	2.6	3.9	0.8	4.3	
		$R_L = 500 \ \Omega, C_L = 50 \ pF$		1.2	3.2	4.8	1.2	5.2	
		R_L = 1 M Ω , C_L = 15 pF	5.0 ± 0.5	0.5	1.9	3.1	0.5	3.3	
		R_L = 500 Ω , C_L = 50 pF		0.8	2.5	3.7	0.8	4.0	

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{IN}	Input Capacitance	V_{CC} = 5.5 V, V_I = 0 V or V_{CC}	2.5	pF
C _{PD}	Power Dissipation Capacitance	10 MHz, V _{CC} = 3.3 V, V _I = 0 V or V _{CC}	9	pF
	(Note 7)	10 MHz, $V_{CC} = 5.5 \text{ V}$, $V_{I} = 0 \text{ V or } V_{CC}$	11	

^{7.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.





Figure 3. Switching Waveform



A 1–MHz square input wave is recommended for propagation delay tests.

Figure 4. Test Circuit


DEVICE ORDERING INFORMATION

Device Order Number	Package Type	Tape and Reel Size [†]
NLX2G32AMX1TCG	ULLGA, 1.95x1 (Pb-Free)	178 mm, 3000 Units / Tape & Reel
NLX2G32BMX1TCG	ULLGA, 1.6x1 (Pb-Free)	178 mm, 3000 Units / Tape & Reel
NLX2G32CMX1TCG	ULLGA, 1.45x1 (Pb-Free)	178 mm, 3000 Units / Tape & Reel
NLX2G32DMUTCG	UDFN8, 1.95 x 1.0, 0.5P (Pb-Free)	3000 Units / Tape & Reel
NLX2G32EMUTCG	UDFN8, 1.6 x 1.0, 0.4P (Pb-Free)	3000 Units / Tape & Reel
NLX2G32FMUTCG	UDFN8, 1.45 x 1.0, 0.35P (Pb-Free)	3000 Units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS


UDFN8 1.6x1.0, 0.4P CASE 517BY ISSUE O



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP.
 4. PACKAGE DIMENSIONS EXCLUSIVE OF BURRS AND MOLD FLASH.

	MILLIN	IETERS	
DIM	MIN	MAX	
Α	0.45	0.55	
A1	0.00	0.05	
A3	0.13 REF		
b	0.15	0.25	
D	1.60	BSC	
E	1.00	BSC	
е	0.40	BSC	
L	0.25	0.35	
L1	0.30	0.40	


RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS


UDFN8 1.45x1.0, 0.35P CASE 517BZ ISSUE O



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
 ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION & APPLIES TO PLATED
 TERMINAL AND IS MEASURED BETWEEN
 0.15 AND 0.20 MM FROM TERMINAL TIP.
- 0.15 AND 0.20 MM FROM TERMINAL TIP. PACKAGE DIMENSIONS EXCLUSIVE OF BURRS AND MOLD FLASH.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.45	0.55	
A1	0.00	0.05	
А3	0.13 REF		
b	0.15	0.25	
D	1.45	BSC	
E	1.00	BSC	
е	0.35 BSC		
L	0.25	0.35	
L1	0.30	0.40	


RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

UDFN8 1.95x1.0, 0.5P CASE 517CA ISSUE O



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.


 2. CONTROLLING DIMENSION: MILLIMETERS.

 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP.

 4. PACKAGE DIMENSIONS EXCLUSIVE OF BURBES AND MOLD EL ASH.
- BURRS AND MOLD FLASH.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.45	0.55	
A1	0.00	0.05	
A3	0.13 REF		
b	0.15	0.25	
D	1.95	BSC	
E	1.00	BSC	
е	0.50	BSC	
Ĺ	0.25	0.35	
L1	0.30	0.40	


RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

ULLGA8 1.45x1.0, 0.35P CASE 613AA ISSUE A



BOTTOM VIEW

8X **b**

 \oplus

0.10 C A B

0.05 C NOTE 3

- NOTES:


 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: MILLIMETERS.

 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
- 4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

	MILLIMETERS		
DIM	MIN MAX		
Α		0.40	
A1	0.00	0.05	
b	0.15	0.25	
D	1.45	BSC	
E	1.00	BSC	
е	0.35	BSC	
Ĺ	0.25	0.35	
L1	0.30	0.40	

MOUNTING FOOTPRINT SOLDERMASK DEFINED*





DIMENSIONS: MILLIMETERS

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

ULLGA8 1.6x1.0, 0.4P CASE 613AB **ISSUE A**






- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
 4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.
 - PACKAGE IS ALLOWED.

	MILLIMETERS	
DIM	MIN	MAX
Α		0.40
A1	0.00	0.05
b	0.15	0.25
D	1.60 BSC	
E	1.00 BSC	
е	0.40 BSC	
L	0.25	0.35
L1	0.30	0.40

MOUNTING FOOTPRINT **SOLDERMASK DEFINED***




DIMENSIONS: MILLIMETERS

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS


ULLGA8 1.95x1.0, 0.5P CASE 613AC **ISSUE A**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
- A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

	MILLIMETERS		
DIM	MIN	MAX	
Α		0.40	
A1	0.00	0.05	
b	0.15	0.25	
D	1.95 BSC		
Е	1.00 BSC		
е	0.50 BSC		
L	0.25	0.35	
L1	0.30	0.40	

MOUNTING FOOTPRINT SOLDERMASK DEFINED*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, un semiconductor and are registered trademarks of Semiconductor Components industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent—Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical expents. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative