# **CAN FD Transceiver, High Speed**

## Description

The NCV7357 CAN transceiver is the interface between a controller area network (CAN) protocol controller and the physical bus. The transceiver provides differential transmit capability to the bus and differential receive capability to the CAN controller.

The NCV7357 is an addition to the CAN high-speed transceiver family complementing NCV7344 CAN stand-alone transceivers and previous generations such as AMIS42665, AMIS3066x, etc.

The NCV7357 guarantees additional timing parameters to ensure robust communication at data rates beyond 1 Mbps to cope with CAN flexible data rate requirements (CAN FD). These features make the NCV7357 an excellent choice for all types of HS–CAN networks, in nodes that require only a basic CAN capability.

#### **Features**

- Compatible with ISO 11898-2:2016
- CAN FD Timing Specified up to 5 Mbps
- V<sub>IO</sub> Pin on NCV7357–3 Version Allowing Direct Interfacing with 3 V to 5 V Microcontrollers
- Low Current, Listen Only Silent Mode
- Low Electromagnetic Emission (EME) and High Electromagnetic Immunity
- Very Low EME without Common-mode (CM) Choke
- No Disturbance of the Bus Lines with an Unpowered Node
- Transmit Data (TxD) Dominant Timeout Function
- Under All Supply Conditions the Chip Behaves Predictably
- Very High ESD Robustness of Bus Pins, >8 kV System ESD Pulses
- Thermal Protection
- Bus Pins Short Circuit Proof to Supply Voltage and Ground
- Bus Pins Protected Against Transients in an Automotive Environment
- These are Pb-free Devices

## Quality

- Wettable Flank Package for Enhanced Optical Inspection
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable

## **Typical Applications**

- Automotive
- Industrial Networks



## ON Semiconductor®

www.onsemi.com



SOIC-8 D SUFFIX CASE 751AZ



DFNW8 MW SUFFIX CASE 507AB

## MARKING DIAGRAM







NV7357-X = Specific Device Code

= Assembly Location

L = Wafer Lot Y = Year W = Work Week • Pb-Free Package

#### **PIN ASSIGNMENT**





## **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 11 of this data sheet.




Figure 1. NCV7357-0 Block Diagram




Figure 2. NCV7357-3 Block Diagram




Figure 3. Application Diagram NCV7357-0




Figure 4. Application Diagram NCV7357-3

**Table 1. PIN FUNCTION DESCRIPTION** 

Pin	Name	Description
1	TxD	Transmit data input; low input → dominant driver; internal pull-up current
2	GND	Ground
3	V <sub>CC</sub>	Supply voltage
4	RxD	Receive data output; dominant transmitter → low output
5	NC	Not connected. On NCV7357–0 only
5	$V_{IO}$	Digital Input / Output pins supply voltage. On NCV7357–3 only
6	CANL	Low-level CAN bus line (low in dominant mode)
7	CANH	High-level CAN bus line (high in dominant mode)
8	S	Silent mode control input; internal pull-up current
	EP	Exposed Pad. Recommended to connect to GND or left floating in application (DFNW8 package only).

## **FUNCTIONAL DESCRIPTION**

## High speed CAN FD transceiver

NCV7357 implements high–speed physical layer CAN FD transceiver compatible with ISO11898–2, implementing following optional features or alternatives:

• Extended bus load range

## **Operating Modes**

NCV7357 provides two modes of operation as illustrated in Table 2. These modes are selectable through pin S.

**Table 2. OPERATING MODES** 

Pin S	Mode	Pin TxD	BUS	Pin RxD
Low	Normal	0	Dominant	0
	inormai	1	Recessive	1
High	gh Silent	Х	Dominant (1)	0
Ü		Х	Recessive	1

1. CAN BUS driven by another transceiver on the BUS

2. 'X' = don't care

#### Power-off


This virtual mode is entered as soon as the  $V_{CC}$  or  $V_{IO}$  undervoltage condition is detected. The internal logic is reset and the transceiver is disabled. CAN bus pins are kept floating. As soon as both  $V_{CC}$  and  $V_{IO}$  voltages rise above corresponding undervoltage recovery thresholds, the device proceeds to Normal or Silent mode, depending on S pin state.

## **Normal Mode**

In the normal mode, the transceiver is able to communicate via the bus lines. The signals are transmitted and received to the CAN controller via the pins TxD and RxD. The slopes on the bus lines outputs are optimized to give low EME.

## Silent Mode

In the silent mode, the transmitter is disabled. The bus pins are in recessive state independent of TxD input. Transceiver listens to the bus and provides data to controller, but controller is prevented from sending any data to the bus.



- Transmit dominant timeout, long
- Support of bit rates up to 5 Mbps
- Normal Bus biasing

## **Overtemperature Detection**

A thermal protection circuit protects the IC from damage by switching off the transmitter if the junction temperature exceeds  $T_{J(sd)}$  value. Because the transmitter dissipates most of the power, the power dissipation and temperature of the IC is reduced. All other IC functions continue to operate. The transmitter off–state resets when the temperature decreases below the shutdown threshold and pin TxD goes high. The thermal protection circuit is particularly needed when a bus line short circuits.

#### **TxD Dominant Timeout Function**

A TxD dominant timeout timer circuit prevents the bus lines being driven to a permanent dominant state (blocking all network communication) if pin TxD is forced permanently low by a hardware and/or software application failure. The timer is triggered by a negative edge on pin TxD. If the duration of the low–level on pin TxD exceeds the internal timer value  $t_{\text{dom}(TxD)}$ , the transmitter is disabled, driving the bus into a recessive state. The timer is reset by a positive edge on pin TxD.

This TxD dominant timeout time  $t_{dom(TxD)}$  defines the minimum possible bit rate to 17 kbps.

## **Fail Safe Features**

A current-limiting circuit protects the transmitter output stage from damage caused by accidental short circuit to either positive or negative supply voltage, although power dissipation increases during this fault condition.

Detection of undervoltage on supply pin ( $V_{CC}$  or  $V_{IO}$ ) causes switching off device. After supply voltage is recovered TxD pin must be first released to high to allow sending dominant bits again.

The pins CANH and CANL are protected from automotive electrical transients (according to ISO 7637; see

Figure 7). Pins TxD and S are biased internally should the input become disconnected. Pins TxD, S and RxD will be floating, preventing reverse supply should the VCC supply be removed.

## **VIO Supply Pin**

The  $V_{IO}$  pin (available only on NCV7357-3 version) should be connected to microcontroller supply pin. By using  $V_{IO}$  supply pin shared with microcontroller the I/O levels

between microcontroller and transceiver are properly adjusted. See Figure 4.

## **Definitions**

All voltages are referenced to GND (pin 2). Positive currents flow into the IC. Sinking current means the current is flowing into the pin; sourcing current means the current is flowing out of the pin.

## **ABSOLUTE MAXIMUM RATINGS**

**Table 3. ABSOLUTE MAXIMUM RATINGS** 

Symbol	Parameter	Conditions	Min.	Max.	Unit
V <sub>SUP</sub>	Supply voltage V <sub>CC</sub> , V <sub>IO</sub>		-0.3	+6.0	V
$V_{CANH}$	DC voltage at pin CANH	0 < V <sub>CC</sub> < 5.5 V; no time limit	-42	+42	V
V <sub>CANL</sub>	DC voltage at pin CANL	0 < V <sub>CC</sub> < 5.5 V; no time limit	-42	+42	V
V <sub>CANH - CANL</sub>	DC voltage between CANH and CANL		-42	+42	V
V <sub>I/O</sub>	DC voltage at pin TxD, RxD, S		-0.3	+6.0	V
V <sub>esdHBM</sub>	Electrostatic discharge voltage at all pins, Component HBM	(Note 3)	-6	+6	kV
V <sub>esdCDM</sub>	Electrostatic discharge voltage at all pins, Component CDM	(Note 4)	-750	+750	V
V <sub>esdIEC</sub>	Electrostatic discharge voltage at pins CANH and CANL, System HBM (Note 6)	(Note 5)	-8	+8	kV
V <sub>schaff</sub>	Voltage transients, pins CANH, CANL.	test pulses 1	-100		V
	According to ISO7637-3, Class C (Note 6)	test pulses 2a		+75	V
		test pulses 3a	-150		V
		test pulses 3b		+100	V
Latch-up	Static latch-up at all pins	(Note 7)		150	mA
T <sub>stg</sub>	Storage temperature		-55	+150	°C
TJ	Maximum junction temperature		-40	+170	°C
MSL <sub>SOIC</sub>	Moisture sensitivity level for SOIC-8	1	2	2	_
MSL <sub>DFN</sub>	Moisture sensitivity level for DFNW8		1	]	_

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Standardized human body model electrostatic discharge (ESD) pulses in accordance to EIA–JESD22. Equivalent to discharging a 100 pF capacitor through a 1.5 kΩ resistor

<sup>4.</sup> Standardized charged device model ESD pulses when tested according to AEC-Q100-011

System human body model electrostatic discharge (ESD) pulses in accordance to IEC 61000-4-2. Equivalent to discharging a 150 pF capacitor through a 330 Ω resistor referenced to GND

<sup>6.</sup> Results were verified by external test house

<sup>7.</sup> Static latch-up immunity: Static latch-up protection level when tested according to EIA/JESD78

**Table 4. THERMAL CHARACTERISTICS** 

Parameter	Symbol	Value	Unit
Thermal characteristics SOIC-8 (Note 8) Thermal Resistance Junction-to-Air, Free air, 1S0P PCB (Note 9) Thermal Resistance Junction-to-Air, Free air, 2S2P PCB (Note 10)	$R_{ hetaJA} \ R_{ hetaJA}$	131 81	°C/W °C/W
Thermal characteristics DFNW8 (Note 8) Thermal Resistance Junction-to-Air, Free air, 1S0P PCB (Note 9) Thermal Resistance Junction-to-Air, Free air, 2S2P PCB (Note 10)	R <sub>θJA</sub> R <sub>θJA</sub>	125 58	°C/W °C/W

<sup>8.</sup> Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters

**Table 5. ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 4.75 \text{ V}$  to 5.25 V;  $V_{IO} = 2.8 \text{ V}$  to 5.25 V; for typical values  $T_A = 25^{\circ}\text{C}$ , for min/max values  $T_J = -40$  to  $+150^{\circ}\text{C}$ ;  $R_{LT} = 60 \Omega$ ,  $C_{RXD} = 15 \text{ pF}$ ; unless otherwise noted. All voltages are referenced to GND (pin 2). Positive currents flow into the respective pin; (Notes 11))

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
UPPLY (Pin V <sub>C</sub>	c)	1	l	l	I.	
V <sub>CC</sub>	Power supply voltage	(Note 12)	4.75	5.0	5.25	V
I <sub>CC</sub>	Supply current in Normal mode	Dominant; V <sub>TxD</sub> = Low	30	45	55	mA
		Recessive; V <sub>TxD</sub> = High	2.0	5.0	10	mA
		Normal mode, Dominant; $V_{TxD} = 0$ V; one of bus wires shorted $-3 \text{ V} \le (V_{CANH}, V_{CANL}) \le +18 \text{ V}$	2.0	-	105	mA
I <sub>CCS</sub>	Supply current in silent mode NCV7357–3 version		0.1	-	1.3	mA
	Supply current in silent mode NCV7357-0 version		0.1	-	1.5	mA
V <sub>UVDVCC</sub>	Undervoltage detection on V <sub>CC</sub> pin		3.5	4.0	4.3	V
I <sub>IO</sub> SUPPLY VO	LTAGE (Pin V <sub>IO</sub> ) Only for NCV7357–3 version	•				
V <sub>IO</sub>	Supply voltage on pin V <sub>IO</sub>		2.8	_	5.5	V
I <sub>IOS</sub>	Supply current on pin V <sub>IO</sub> in silent mode	$V_{TxD} = VIO$	_	120	200	μΑ
1	Supply current on pin V <sub>IO</sub> during normal	Dominant; V <sub>TxD</sub> = Low	-	700	900	
I <sub>IONM</sub>	mode	Recessive; V <sub>TxD</sub> = High	-	460	600	μΑ
V <sub>UVDVIO</sub>	Undervoltage detection voltage on V <sub>IO</sub> pin		2.0	2.3	2.6	V
RANSMITTER D	DATA INPUT (Pin TxD)		•	•	•	
V <sub>IH</sub>	High-level input voltage	Output recessive	2.0	-	-	V
$V_{IL}$	Low-level input voltage	Output dominant	-0.3	-	0.8	V
I <sub>IH</sub>	High-level input current	$V_{TxD} = V_{CC} / V_{IO}$	-5.0	0	5.0	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>TxD</sub> = 0 V	-300	-150	-75	μА
C <sub>i</sub>	Input capacitance	(Note 13)	-	5	10	pF
RANSMITTER D	DATA INPUT (Pin S)		•	•	•	
V <sub>IH</sub>	High-level input voltage	Silent mode	2.0	_	_	V
V <sub>IL</sub>	Low-level input voltage	Normal mode	-0.3	-	0.8	V
I <sub>IH</sub>	High-level input current	V <sub>S</sub> = V <sub>CC</sub> / V <sub>IO</sub>	-1.0	0	1.0	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>S</sub> = 0 V	-15	-	-1.0	μΑ
C <sub>i</sub>	Input capacitance	(Note 13)	-	5	10	pF

<sup>9.</sup> Values based on test board according to EIA/JEDEC Standard JESD51-3, signal layer with 10% trace coverage

<sup>10.</sup> Values based on test board according to EIA/JEDEC Standard JESD51-7, signal layers with 10% trace coverage

**Table 5. ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 4.75 \text{ V}$  to 5.25 V;  $V_{IO} = 2.8 \text{ V}$  to 5.25 V; for typical values  $T_A = 25^{\circ}\text{C}$ , for min/max values  $T_J = -40$  to  $+150^{\circ}\text{C}$ ;  $R_{LT} = 60 \Omega$ ,  $C_{RXD} = 15 \text{ pF}$ ; unless otherwise noted. All voltages are referenced to GND (pin 2). Positive currents flow into the respective pin; (Notes 11))

## RECEIVER DATA OUTPUT (Pin RxD)

I <sub>OH</sub>	High-level output current	Normal mode $V_{RxD} = V_{CC} / V_{IO} - 0.4 V$	-8.0	-3.0	-1.0	mA
l <sub>OL</sub>	Low-level output current	V <sub>RxD</sub> = 0.4 V	1.0	6.0	12	mA
AN TRANSMITTI	ER (PINS CANH AND CANL)		•	•	•	•
$V_{o(dom)(CANH)}$	Dominant output voltage at pin CANH	Normal mode; $V_{TxD}$ = Low; t < t <sub>dom(TxD)</sub> ; 50 $\Omega$ < R <sub>LT</sub> < 65 $\Omega$	2.75	3.5	4.5	V
$V_{o(dom)(CANL)}$	Dominant output voltage at pin CANL	Normal mode; $V_{TxD}$ = Low; t < t <sub>dom(TxD)</sub> ; 50 $\Omega$ < R <sub>LT</sub> < 65 $\Omega$	0.5	1.5	2.25	V
$V_{o(rec)}$	Recessive output voltage at pins CANH and CANL	$\label{eq:total_continuity} \begin{aligned} & \text{Normal or Silent mode;} \\ & V_{TXD} = \text{High} \\ & \text{or } V_{TXD} = \text{Low and } t > t_{dom(TxD)}; \\ & \text{no load} \end{aligned}$	2.0	2.5	3.0	٧
$V_{o(dom)(diff)}$	Differential dominant output voltage (VCANH - VCANL)	Normal mode; $V_{TxD}$ = Low; t < t <sub>dom(TxD)</sub> ; 45 $\Omega$ < R <sub>LT</sub> < 65 $\Omega$	1.5	2.25	3.0	V
$V_{o(dom)(diff)}$ ARB		Normal mode; $V_{TxD}$ = Low; t < $t_{dom(TxD)}$ ; $R_{LT}$ = 2 240 $\Omega$ (Note 13)	1.5	-	5.0	٧
V <sub>o(rec)(diff)</sub>	Differential recessive output voltage (V <sub>CANH</sub> - V <sub>CANL</sub> )	$\begin{array}{c} \text{Normal or Silent mode;} \\ V_{T\times D} = \text{High} \\ \text{or } V_{T\times D} = \text{Low and } t > t_{dom(T\times D)}; \\ \text{no load} \end{array}$	-50	0	+50	mV
$V_{o(dom)(sym)}$	Dominant output voltage driver symmetry $V_{o(dom)(sym)} = V_{o(CANH)(dom)} + V_{o(CANL)(dom)}$	TxD = square wave up to 1 MHz; C <sub>ST</sub> = 4.7 nF	0.9	1.0	1.1	V <sub>C</sub> C
I <sub>o(sc)(CANH)</sub>	Short circuit output current at pin CANH in dominant	Normal mode; TxD = Low, $t < t_{dom(TxD)}$ ; -3 $V \le V_{CANH} \le$ +18 $V$	-100	-70	+1.0	mA
I <sub>o(sc)(CANL)</sub>	Short circuit output current at pin CANL in dominant	Normal mode; TxD = Low, $t < t_{dom(TxD)}$ ; $-3 \ V \le V_{CANL} \le +36 \ V$	-1.0	+70	+100	mA
I <sub>o(sc)(rec)</sub>	Short circuit output current at pins CANH and CANL in recessive	Normal or Silent mode; TxD = High, -27 V < V <sub>CANH</sub> , V <sub>CANL</sub> < + 32 V	-5.0	-	+5.0	mA
AN RECEIVER (I	Pins CANH and CANL)					
I <sub>LEAK(off)</sub>	Input leakage current	$0 \Omega$ < R(V <sub>CC</sub> to GND) < 1 MΩ V <sub>CANH</sub> = V <sub>CANL</sub> = 5 V	-5.0	0	+5.0	μΑ
		$V_{CC} = V_{IO} = 0 \text{ V}$ $V_{CANH} = V_{CANL} = 5 \text{ V}$	-5.0	0	+5.0	μΑ
$V_{i(rec)(diff)\_NM}$	Differential input voltage range recessive state	Normal or Silent mode; -12 V ≤ V <sub>CANH</sub> , V <sub>CANL</sub> ≤ +12 V; no load	-3.0	-	0.5	٧
$V_{i(dom)(diff)\_NM}$	Differential input voltage range dominant state	Normal or Silent mode; -12 V ≤ V <sub>CANH</sub> , V <sub>CANL</sub> ≤ +12 V; no load	0.9	-	8.0	٧
$v_{i(th)(diff)\_NM}$	Differential receiver threshold voltage voltage	Normal or Silent mode; -12 V ≤ V <sub>CANH</sub> , V <sub>CANL</sub> ≤ +12 V; no load	0.5	-	0.9	٧
Vi(th)(diff)_NM_E		Normal or Silent mode; extended, $-30~\text{V} \leq \text{V}_{CANH}, ~\text{V}_{CANL} \leq +35~\text{V};$ no load	0.4	-	1.0	٧
R <sub>i(cm)</sub>	Common-mode input resistance at pins CANH and CANL	$-2 \text{ V} \le \text{V}_{CANH}, \text{ V}_{CANL} \le +7 \text{ V}$	15	25	37	kΩ

**Table 5. ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 4.75 \text{ V}$  to 5.25 V;  $V_{IO} = 2.8 \text{ V}$  to 5.25 V; for typical values  $T_A = 25^{\circ}\text{C}$ , for min/max values  $T_J = -40 \text{ to } +150^{\circ}\text{C}$ ;  $R_{LT} = 60 \Omega$ ,  $C_{RXD} = 15 \text{ pF}$ ; unless otherwise noted. All voltages are referenced to GND (pin 2). Positive currents flow into the respective pin; (Notes 11))

1 contro carrente i	iow into the respective pin, (Notes 11))						
R <sub>i(cm)(m)</sub>	Matching between pin CANH and pin CANL common mode input resistance	V <sub>CANH</sub> = V <sub>CANL</sub> = + 5 V	-1	0	+1	%	
R <sub>i(diff)</sub>	Differential input resistance	$\begin{aligned} R_{i(diff)} &= R_{i(cm)(CANH)} + \\ R_{i(cm)(CANL)} &- 2 \text{ V} \leq \text{V}_{CANH}, \text{V}_{CANL} \leq + 7 \text{ V} \end{aligned}$	25	50	75	kΩ	
C <sub>i</sub>	Input capacitance at pins CANH and CANL	V <sub>TxD</sub> = High; (Note 13)	-	7.5	20	pF	
C <sub>i(diff)</sub>	Differential input capacitance	V <sub>TxD</sub> = High; (Note 13)	-	3.75	10	pF	
TIMING CHARACTERISTICS (see Figure 5, Figure 6 and Figure 8)							
t <sub>d(TxD-B</sub> USon)	Propagation delay TxD to bus active	Normal mode (Note 14)	_	75	-	ns	
t <sub>d(TxD-B</sub> USoff)	Propagation delay TxD to bus inactive	Normal mode (Note 14)	-	85	_	ns	

t <sub>d(TxD-BUSon)</sub>	Propagation delay TxD to bus active	Normal mode (Note 14)	_	75	_	ns
t <sub>d(TxD-BUSoff)</sub>	Propagation delay TxD to bus inactive	s inactive Normal mode (Note 14)		85	-	ns
t <sub>d(BUSon-RxD)</sub>	Propagation delay bus active to RxD	Normal or Silent mode (Note 14)	-	24	-	ns
t <sub>d(BUSoff-RxD)</sub>	Propagation delay bus inactive to RxD	Normal or Silent mode (Note 14)	-	32	-	ns
t <sub>pd_dr</sub>	Propagation delay TxD to RxD dominant to recessive transition	Normal mode (Note 14)		100	210	ns
t <sub>pd_rd</sub>	Propagation delay TxD to RxD recessive to dominant transition	Normal mode (Note 14)	50	120	210	ns
t <sub>d(s-nm)</sub>	Operating mode change delay	Silent mode to Normal mode	5.0	11	50	μs
t <sub>dom(TxD)</sub>	TxD dominant timeout	Normal mode; $V_{TxD} = Low$	1.0	-	10	ms
t <sub>bit(RxD)</sub>	Bit time on RxD pin	$t_{bit(TxD)} = 500 \text{ ns (Note 14)}$	400	ı	550	ns
		t <sub>bit(TxD)</sub> = 200 ns (Note 14)	120	ı	220	ns
t <sub>bit(Vi(diff))</sub>	Bit time on bus (CANH – CANL pin)	$t_{bit(TxD)} = 500 \text{ ns (Note 14)}$	435	-	530	ns
		$t_{bit(TxD)}$ = 200 ns (Note 14)	155	-	210	ns
$\Delta t_rec$	Receiver timing symmetry $\Delta t_{rec = t_{bit(RxD)} - t_{bit(Vi(diff))}}$	t <sub>bit(TxD)</sub> = 500 ns (Note 14)	-65	_	40	ns
		$t_{bit(TxD)}$ = 200 ns (Note 14)	-45	_	15	ns

## THERMAL SHUTDOWN

$T_{J(sd)}$	Shutdown junction temperature	Junction temperature rising	160	180	200	°C		
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, upless otherwise noted. Product								

performance may not be indicated by the Electrical Characteristics if operated under different conditions. 11. Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at  $T_J = T_A = 25$ °C. Low


duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

12. In the range between VUVDVCC and 4.75 V and from 5.25 V to 6 V the chip is fully functional; some parameters may be outside of the specification

<sup>13.</sup> Values based on design and characterization, not tested in production

<sup>14.</sup>  $C_{LT}$  = 100 pF,  $C_{ST}$  not present,  $C_{RxD}$  = 15 pF

## **MEASUREMENTS SETUPS AND DEFINITIONS**



Edge length below 10 ns

Figure 5. Transceiver Timing Diagram - Propagation Delays




Figure 6. Transceiver Timing Diagram - Loop Delay and Recessive Bit Time

<sup>\*</sup>On NCV7357–0 version  $V_{IO}$  is replaced by  $V_{CC}$ 




Figure 7. Test Circuit for Automotive Transients

Figure 8. Test Circuit for Timing Characteristics

Table 6. ISO 11898-2:2016 Parameter Cross-Reference Table

ISO 11898-2:2016 Specification		NCV7357 Datasheet
Parameter	Notation	Symbol
DOMINANT OUTPUT CHARACTERISTICS		
Single ended voltage on CAN_H	V <sub>CAN_H</sub>	V <sub>o(dom)(CANH)</sub>
Single ended voltage on CAN_L	V <sub>CAN_L</sub>	$V_{o(dom)(CANL)}$
Differential voltage on normal bus load	V <sub>Diff</sub>	$V_{o(dom)(diff)}$
Differential voltage on effective resistance during arbitration	$V_{Diff}$	$V_{o(dom)(diff)\_ARB}$
Differential voltage on extended bus load range (optional)	$V_{Diff}$	$V_{o(dom)(diff)}$
DRIVER SYMMETRY		
Driver symmetry	V <sub>SYM</sub>	$V_{o(dom)(sym)}$
DRIVER OUTPUT CURRENT		
Absolute current on CAN_H	I <sub>CAN_H</sub>	I <sub>o(SC)(CANH)</sub>
Absolute current on CAN_L	I <sub>CAN L</sub>	I <sub>o(SC)(CANL)</sub>
RECEIVER OUTPUT CHARACTERISTICS, BUS BIASING ACTIVE		
Single ended output voltage on CAN_H	V <sub>CAN_H</sub>	NA
Single ended output voltage on CAN_L	V <sub>CAN_L</sub>	NA
Differential output voltage	V <sub>Diff</sub>	NA
RECEIVER OUTPUT CHARACTERISTICS, BUS BIASING INACTIVE	- '	
Single ended output voltage on CAN_H	V <sub>CAN_H</sub>	V <sub>o(off)</sub> (CANH)
Single ended output voltage on CAN_L	V <sub>CAN_L</sub>	V <sub>o(off) (CANL)</sub>
Differential output voltage	V <sub>Diff</sub>	V <sub>o(off) (diff)</sub>
OPTIONAL TRANSMIT DOMINANT TIMEOUT		
Transmit dominant timeout, long	t <sub>dom</sub>	t <sub>dom(TxD)</sub>
Transmit dominant timeout, short	t <sub>dom</sub>	NA
STATIC RECEIVER INPUT CHARACTERISTICS, BUS BIASING ACTIVE/ INAC	TIVE	
Recessive state differential input voltage range	$V_{Diff}$	V <sub>i(rec)(diff)_NM</sub>
Dominant state differential input voltage range	V <sub>Diff</sub>	V <sub>i(dom)(diff)</sub> NM
RECEIVER INPUT RESISTANCE		( // /_
Differential internal resistance	R <sub>Diff</sub>	R <sub>i(diff)</sub>
Single ended internal resistance	R <sub>CAN H</sub>	R <sub>i(cm)</sub>
Single ended internal resistance	R <sub>CAN</sub> _L	R <sub>i(cm)</sub>
RECEIVER INPUT RESISTANCE MATCHING		
Matching a of internal resistance	m <sub>R</sub>	$R_{i(cm)(m)}$
IMPLEMENTATION LOOP DELAY REQUIREMENT		
Loop delay	t <sub>Loop</sub>	t <sub>pd_rd</sub> t <sub>pd_dr</sub>
OPTIONAL IMPLEMENTATION DATA SIGNAL TIMING REQUIREMENTS FOR TO 2 MBIT/S	USE WITH BIT RATES	S ABOVE 1 MBIT/S AND U
Transmitted recessive bit width @ 2 Mbit/s	t <sub>Bit(Bus)</sub>	t <sub>bit(Vi(diff))</sub>
Received recessive bit width @ 2 Mbit/s	t <sub>Bit(RXD)</sub>	t <sub>bit(RxD)</sub>
Receiver timing symmetry @ 2 Mbit/s	$\Delta t_{Rec}$	$\Delta t_{\sf rec}$
OPTIONAL IMPLEMENTATION DATA SIGNAL TIMING REQUIREMENTS FOR TO 5 MBIT/S	USE WITH BIT RATE	S ABOVE 2 MBIT/S AND U
Transmitted recessive bit width @ 5 Mbit/s	t <sub>Bit(Bus)</sub>	t <sub>bit(Vi(diff))</sub>


Received recessive bit width @ 5 Mbit / s	$\Delta t_{Rec}$	$\Delta t_{\sf rec}$
MAXIMUM RATINGS OF V <sub>CAN_H</sub> , V <sub>CAN_L</sub> AND V <sub>DIFF</sub>	·	
Maximum rating V <sub>Diff</sub>	V <sub>Diff</sub>	V <sub>CANH</sub> - CANL
General maximum rating V <sub>CAN_H</sub> and V <sub>CAN_L</sub>	V <sub>CAN</sub> H V <sub>CAN</sub> L	V <sub>CANH</sub> V <sub>CANL</sub>
Optional: Extended maximum rating V <sub>CAN_H</sub> and V <sub>CAN_L</sub>	V <sub>CAN_H</sub> V <sub>CAN_L</sub>	NA
MAXIMUM LEAKAGE CURRENTS ON CAN_H AND CAN_L, UNPOWERED	·	
Leakage current on CAN_H, CAN_L	I <sub>CAN_H</sub> , I <sub>CAN_L</sub>	I <sub>LEAK(off)</sub>
BUS BIASING CONTROL TIMINGS	·	
CAN activity filter time, long	t <sub>Filter</sub>	NA
CAN activity filter time, short	t <sub>Filter</sub>	NA
Wake-up timeout, short	t <sub>Wake</sub>	NA
Wake-up timeout, long	t <sub>Wake</sub>	NA
Timeout for bus inactivity (Required for selective wake-up implementation only)	t <sub>Silence</sub>	NA
Bus Bias reaction time (Required for selective wake-up implementation only)	t <sub>Bias</sub>	NA

## **Table 7. ORDERING INFORMATION**

Part Number	Description	Temperature Range	Package	Shipping
NCV7357D10R2G	High Speed CAN FD Transceiver	-40°C to +150°C	SOIC 150 8 GREEN (Matte Sn, JEDEC	3000 / Tape & Reel
NCV7357D13R2G	High Speed CAN FD Transceiver with V <sub>IO</sub> pin	-40°C to +150°C	MS-012) (Pb-Free)	3000 / Tape & Reel
NCV7357MW0R2G	High Speed CAN FD Transceiver	-40°C to +150°C	DFNW8 Wettable Flank	3000 / Tape & Reel
NCV7357MW3R2G	High Speed CAN FD Transceiver with V <sub>IO</sub> pin	-40 0 10 +150 0	(Pb-Free)	3000 / Tape & Reel

## PACKAGE DIMENSIONS

## SOIC-8 CASE 751AZ **ISSUE B**




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
  DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. 3.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION.
  ALLOWABLE PROTRUSION SHALL BE 0.004 mm IN EXCESS OF
  MAXIMUM MATERIAL CONDITION.
  DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS
  OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS
  SHALL NOT EXCEED 0.006 mm PER SIDE. DIMENSION E1 DOES
  NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD
  FLASH OR PROTRUSION SHALL NOT EXCEED 0.010 mm PER SIDE.
  THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENSIONS D AND E1 ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
  DIMENSIONS A AND B ARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS A AND B ARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS A AND BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS A AND BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS A AND BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS A AND BARE TO BE DETERMINED AT DATUM H.
  AND AND AND BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS A AND BARE TO BE DETERMINED AT DATUM H.
  AND AND AND BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS AND BARE TO BE DETERMINED AT DATUM H.
  AND AND AND BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS AND BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS AND BARE TO BE DETERMINED AT DATUM H.
  AND AND AND BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS AND BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS AND BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS AND BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS AND BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS AND BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS AND BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS AND BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS AND BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS AND BARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS AND BARE TO BE DETERMINED AT DATUM H.
  DIAMENSIONS AND BARE TO BE DETERMINED AT DATUM H.
  DIAMENSIONS AND BARE TO BE DETERMINED AT DATUM H.
  DIAMENSIONS AND BARE TO BE DETERMINED AT THE BEATING THE BEATING THE BEAT THE BEA

- A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

T B WE TO THE COVICO				
	MILLIMETERS			
DIM	MIN	MAX		
Α		1.75		
A1	0.10	0.25		
A2	1.25			
b	0.31	0.51		
С	0.10	0.25		
D	4.90 BSC			
Е	6.00 BSC			
E1	3.90 BSC			
е	1.27 BSC			
h	0.25	0.41		
L	0.40	1.27		
L2	0.25 BSC			

## **GENERIC MARKING DIAGRAM\***


## **RECOMMENDED SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G", may or not be present.

## DFNW8 3x3, 0.65P CASE 507AB ISSUE D



8x b

Ф

0.10 C A B

0.05 C NOTE 3

e/2

е

**BOTTOM VIEW** 

#### NOTES:


- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS.
  3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.10 AND 0.20mm FROM THE TERMINAL TIP.
- 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- 5. THIS DEVICE CONTAINS WETTABLE FLANK DESIGN FEATURES TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.80	0.85	0.90	
A1			0.05	
АЗ	0.20 REF			
A4	0.10			
ь	0.25	0.30	0.35	
D	2.95	3.00	3.05	
D2	2.30	2.40	2.50	
Е	2.95	3.00	3.05	
E2	1.50	1.60	1.70	
е	0.65 BSC			
K	0.30 REF			
L	0.35	0.40	0.45	
L3	0.00	0.05	0.10	

GENERIC
MARKING DIAGRAM\*

(Note: Microdot may be in either location)

## RECOMMENDED SOLDERING FOOTPRINT\*



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative