# Self-Protected FET with Temperature and Current Limit

HDPlus devices are an advanced series of power MOSFETs which utilize ON Semicondutor's latest MOSFET technology process to achieve the lowest possible on–resistance per silicon area while incorporating smart features. Integrated thermal and current limits work together to provide short circuit protection. The devices feature an integrated Drain–to–Gate Clamp that enables them to withstand high energy in the avalanche mode. The Clamp also provides additional safety margin against unexpected voltage transients. Electrostatic Discharge (ESD) protection is provided by an integrated Gate–to–Source Clamp.

#### **Features**

- Low R<sub>DS(on)</sub>
- Current Limitation
- Thermal Shutdown with Automatic Restart
- Short Circuit Protection
- I<sub>DSS</sub> Specified at Elevated Temperature
- Avalanche Energy Specified
- Slew Rate Control for Low Noise Switching
- Overvoltage Clamped Protection
- Pb-Free Package is Available

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage Internally Clamped	$V_{DSS}$	42	Vdc
Drain-to-Gate Voltage Internally Clamped (RGS = 1.0 M $\Omega$ )	$V_{DGR}$	42	Vdc
Gate-to-Source Voltage	V <sub>GS</sub>	±14	Vdc
Drain Current – Continuous	I <sub>D</sub>	Internally Limited	
Total Power Dissipation  @ T <sub>A</sub> = 25°C (Note 1)  @ T <sub>A</sub> = 25°C (Note 1)  @ T <sub>A</sub> = 25°C (Note 2)	P <sub>D</sub>	64 1.0 1.56	W
Thermal Resistance, Junction-to-Case Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2)	$R_{ heta JC} \ R_{ heta JA} \ R_{ heta JA}$	1.95 120 80	°C/W
Single Pulse Drain-to-Source Avalanche Energy $(V_{DD}=25~\text{Vdc},~V_{GS}=5.0~\text{Vdc},\\ I_L=4.5~\text{Apk},~L=120~\text{mH},~R_G=25~\Omega)$	E <sub>AS</sub>	1215	mJ
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Minimum FR4 PCB, steady state.
- 2. Mounted onto a 2" square FR4 board (1" square, 2 oz. Cu 0.06" thick single–sided, t = steady state).





# ON Semiconductor®

#### http://onsemi.com

V <sub>DSS</sub> (Clamped)	R <sub>DS(ON)</sub> TYP	I <sub>D</sub> MAX (Limited)
42 V	23 m $\Omega$ @ 10 V	33 A*

\*Max current may be limited below this value depending on input conditions.





# ORDERING INFORMATION

D5001N = Device Code

= Pb-Free Package

Device	Package	Shipping <sup>†</sup>
NID5001NT4	DPAK	2500/Tape & Reel
NID5001NT4G	DPAK (Pb-Free)	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

= Drain

= Source

# **MOSFET ELECTRICAL CHARACTERISTICS** (T<sub>.1</sub> = 25°C unless otherwise noted)

Cha	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS			_			
Drain-to-Source Clamped Breakdow ( $V_{GS} = 0$ Vdc, $I_D = 250$ $\mu$ Adc) ( $V_{GS} = 0$ Vdc, $I_D = 250$ $\mu$ Adc, $T_J = 10$	V <sub>(BR)DSS</sub>	42 42	46 44	50 50	Vdc	
Zero Gate Voltage Drain Current $(V_{DS} = 32 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 32 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 0 \text{ Vdc})$	I <sub>DSS</sub>		1.5 6.5	5.0	μAdc	
Gate Input Current (V <sub>GS</sub> = 5.0 Vdc, V <sub>DS</sub> = 0 Vdc)		I <sub>GSSF</sub>		50	100	μAdc
ON CHARACTERISTICS				•		•
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.2 mAdc) Threshold Temperature Coefficien	V <sub>GS(th)</sub>	1.0	1.8 5.0	2.0	Vdc -mV/°C	
Static Drain-to-Source On-Resistan ( $V_{GS} = 10 \text{ Vdc}, I_D = 5.0 \text{ Adc}, T_J $ ( $V_{GS} = 10 \text{ Vdc}, I_D = 5.0 \text{ Adc}, $	R <sub>DS(on)</sub>		23 43	29 55	mΩ	
Static Drain-to-Source On-Resistan ( $V_{GS} = 5.0 \text{ Vdc}$ , $I_D = 5.0 \text{ Adc}$ , $T_J$ ( $V_{GS} = 5.0 \text{ Vdc}$ , $I_D = 5.0 \text{ Adc}$ , $T_J$ ( $V_{GS} = 5.0 \text{ Vdc}$ )	R <sub>DS(on)</sub>		28 50	34 60	mΩ	
Source-Drain Forward On Voltage (I <sub>S</sub> = 5 A, V <sub>GS</sub> = 0 V)	$V_{SD}$		0.80	1.1	V	
SWITCHING CHARACTERISTICS			_			
Turn-on Time	$V_{GS} = 5.0 V_{dc}, V_{DD} = 25 V_{dc}$	T <sub>(on)</sub>		32	40	μs
Turn-off Time	$I_D = 1.0 A_{dc}$ , Ext $R_G = 2.5 \Omega$	T <sub>(off)</sub>		68	75	
Turn-on Time	$V_{GS} = 10 V_{dc}, V_{DD} = 25 V_{dc}$	$T_{(on)}$		11	15	
Turn-off Time	$I_D = 1.0 A_{dc}$ , Ext $R_G = 2.5 \Omega$	$T_{(off)}$		86	95	
Slew Rate On	$R_L = 4.7 \Omega$ , $V_{in} = 0 \text{ to } 10 \text{ V}, V_{DD} = 12 \text{ V}$	-dV <sub>DS</sub> /dt <sub>on</sub>		0.5		V/μs
Slew-Rate Off	$R_L = 4.7 \Omega$ , $V_{in} = 10 \text{ to } 0 \text{ V}$ , $V_{DD} = 12 \text{ V}$	dV <sub>DS</sub> /dt <sub>off</sub>		0.35		V/μs
SELF PROTECTION CHARACTERI	STICS (T <sub>J</sub> = 25°C unless otherwise noted)		•	•	•	-
Current Limit	$V_{DS} = 10 \text{ V (V}_{GS} = 5.0 \text{ Vdc)}$ $V_{DS} = 10 \text{ V (V}_{GS} = 5.0 \text{ Vdc, T}_{J} = 150^{\circ}\text{C)}$	I <sub>LIM</sub>	21 12	30 19	36 30	Adc
	(V <sub>GS</sub> = 10 Vdc) V <sub>DS</sub> = 10 V (V <sub>GS</sub> = 10 Vdc, T <sub>J</sub> = 150°C)		29 13	41 24	49 31	
Temperature Limit (Turn-off)	V <sub>GS</sub> = 5.0 Vdc	T <sub>LIM(off)</sub>	150	175	200	°C
Temperature Limit (Circuit Reset)	V <sub>GS</sub> = 5.0 Vdc	T <sub>LIM(on)</sub>	135	160	185	°C
Temperature Limit (Turn-off)	V <sub>GS</sub> = 10 Vdc	T <sub>LIM(off)</sub>	150	165	185	°C
Temperature Limit (Circuit Reset)	V <sub>GS</sub> = 10 Vdc	T <sub>LIM(on)</sub>	135	150	170	°C
ESD ELECTRICAL CHARACTERIS	TICS (T <sub>J</sub> = 25°C unless otherwise noted)					
Electro-Static Discharge Capability Human Body Model (HBM) Machine Model (MM)	ESD	4000 400			V	

<sup>3.</sup> Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%.

#### TYPICAL PERFORMANCE CURVES




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

# **TYPICAL PERFORMANCE CURVES**




Figure 7. Diode Forward Voltage vs. Current





Figure 8. Maximum Rated Forward Biased Safe Operating Area



# **DPAK (SINGLE GAUGE)** CASE 369C ISSUE F SCALE 1:1 Α <-b3 В L3 Z ۩ **DETAIL A**

SIDE VIEW




**TOP VIEW** 

NOTE 7

⊕ 0.005 (0.13) M C

h2 е




**BOTTOM VIEW** 

**BOTTOM VIEW** ALTERNATE CONSTRUCTIONS

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:
PIN 1. BASE	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE	PIN 1. GATE
<ol><li>COLLECTOR</li></ol>	<ol><li>DRAIN</li></ol>	2. CATHODE	<ol><li>ANODE</li></ol>	<ol><li>ANODE</li></ol>
<ol><li>EMITTER</li></ol>	<ol><li>SOURCE</li></ol>	<ol><li>ANODE</li></ol>	3. GATE	<ol><li>CATHODE</li></ol>
<ol><li>COLLECTOR</li></ol>	4. DRAIN	<ol><li>CATHODE</li></ol>	4. ANODE	<ol><li>ANODE</li></ol>

#### **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**DATE 21 JUL 2015** 

#### NOTES:


- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCHES. 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-

- MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
  5. DIMENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.

  6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
  7. OPTIONAL MOLD FEATURE.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
Е	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29	BSC
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114 REF		2.90 REF	
L2	0.020 BSC		0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

### **GENERIC MARKING DIAGRAM\***



XXXXXX = Device Code = Assembly Location Α L = Wafer Lot Υ = Year WW = Work Week = Pb-Free Package

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON10527D Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION: DPAK (SINGLE GAUGE) PAGE 1 OF 1** 

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative