# MOSFET – Power, P-Channel, ChipFET -20 V, 6.7 A

#### **Features**

- Offers an Ultra Low R<sub>DS(on)</sub> Solution in the ChipFET Package
- Miniature ChipFET Package 40% Smaller Footprint than TSOP-6 making it an Ideal Device for Applications where Board Space is at a Premium
- Low Profile (<1.1 mm) Allows it to Fit Easily into Extremely Thin Environments such as Portable Electronics
- Designed to Provide Low R<sub>DS(on)</sub> at Gate Voltage as Low as 1.8 V, the Operating Voltage used in many Logic ICs in Portable Electronics
- Simplifies Circuit Design since Additional Boost Circuits for Gate Voltages are not Required
- Operated at Standard Logic Level Gate Drive, Facilitating Future Migration to Lower Levels using the same Basic Topology
- Pb-Free Package is Available

## **Applications**

- Optimized for Battery and Load Management Applications in Portable Equipment such as MP3 Players, Cell Phones, Digital Cameras, Personal Digital Assistant and other Portable Applications
- Charge Control in Battery Chargers
- Buck and Boost Converters

## **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	-20	V <sub>dc</sub>
Gate-to-Source Voltage - Continuous	V <sub>GS</sub>	±8.0	V <sub>dc</sub>
Drain Current - Continuous - 5 seconds	I <sub>D</sub>	-4.8 -6.7	Α
Total Power Dissipation Continuous @ $T_A = 25^{\circ}C$ (5 sec) @ $T_A = 25^{\circ}C$ Continuous @ $85^{\circ}C$ (5 sec) @ $85^{\circ}C$	P <sub>D</sub>	1.3 2.5 0.7 1.3	W
Pulsed Drain Current – t <sub>p</sub> = 10 μs	I <sub>DM</sub>	-190	Α
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 to +150	°C
Continuous Source Current	Is	-4.8	Α
Thermal Resistance (Note 1) Junction-to-Ambient, 5 sec Junction-to-Ambient, Continuous	$R_{ hetaJA}$ $R_{ hetaJA}$	50 95	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.



## ON Semiconductor®

#### http://onsemi.com


V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX
	21 mΩ @ -4.5 V	
-20 V	30 mΩ @ -2.5 V	-6.7 A
	42 mΩ @ –1.8 V	



P-Channel MOSFET



ChipFET CASE 1206A STYLE 1



C6 = Specific Device Code

M = Month Code

= Pb-Free Package

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTHS4101PT1	ChipFET	3000 Tape / Reel
NTHS4101PT1G	ChipFET (Pb-free)	3000 Tape / Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


1.	Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.27 in sq [1 oz] including traces).

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
OFF CHARACTERISTICS	1					·I.
Drain-to-Source Breakdown Voltage (Note 2) Temperature Coefficient (Positive)	V <sub>(Br)DSS</sub>	$V_{GS}=0~V_{dc},~I_D=-250~\mu A_{dc}$	-20			V <sub>dc</sub>
Gate-Body Leakage Current Zero	I <sub>GSS</sub>	$V_{DS} = 0 V_{dc}, V_{GS} = \pm 8.0 V_{dc}$			±100	nA <sub>dc</sub>
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$\begin{aligned} V_{DS} &= -16 \ V_{dc}, \ V_{GS} = 0 \ V_{dc} \\ V_{DS} &= -16 \ V_{dc}, \ V_{GS} = 0 \ V_{dc}, \\ T_{J} &= 85^{\circ}C \end{aligned}$			-1.0 -5.0	μA <sub>dc</sub>
ON CHARACTERISTICS (Note 2)	•		•			•
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = -250 \mu A_{dc}$	-0.45		-1.5	V <sub>dc</sub>
Static Drain-to-Source On-Resistance	R <sub>DS(on)</sub>	$\begin{array}{c} V_{GS} = -4.5 \; V_{dc}, \; I_D = -4.8 \; A_{dc} \\ V_{GS} = -2.5 \; V_{dc}, \; I_D = -4.2 \; A_{dc} \\ V_{GS} = -1.8 \; V_{dc}, \; I_D = -1.0 \; A_{dc} \end{array}$		21 30 42	34 40 52	mΩ
Forward Transconductance	9FS	$V_{DS} = -5.0 V_{dc}, I_{D} = -4.8 A_{dc}$		15		S
Diode Forward Voltage	V <sub>SD</sub>	$I_{S} = -4.8 A_{dc}, V_{GS} = 0 V_{dc}$		-0.8	-1.2	V
DYNAMIC CHARACTERISTICS						
Input Capacitance	C <sub>iss</sub>	$V_{DS} = -16 V_{dc}$		2100		pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V f = 1.0 MHz		290		
Transfer Capacitance	C <sub>rss</sub>	1 = 1.0 WHZ		200		
SWITCHING CHARACTERISTICS (Note 3)						
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{DD} = -16 V_{dc}$		8.0		ns
Rise Time	t <sub>r</sub>	$V_{GS} = -4.5 V_{dc}$		28		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = -4.5 A_{dc}$		75		
Fall Time	t <sub>f</sub>	$R_G$ = 2.5 $\Omega$		60		
Gate Charge	Qg	$V_{GS} = -4.5 V_{dc}$		25	35	nC
	Q <sub>gs</sub>	$I_{D} = -4.5 A_{dc}$		4.0		
	Q <sub>gd</sub>	V <sub>DS</sub> = -16 V <sub>dc</sub> (Note 3)		7.0		

Pulse Test: Pulse Width = 250 μs, Duty Cycle = 2%.
 Switching characteristics are independent of operating junction temperatures.


## **TYPICAL PERFORMANCE CURVES** (T<sub>J</sub> = 25°C unless otherwise noted)



9 8 8 7 125°C 1 0 0 0.5 1 1.5 2 2.5 3 -V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics






Figure 3. On-Resistance vs. Drain Current and Gate Voltage

Figure 4. On-Resistance Variation with Temperature





Figure 5. Drain-to-Source Leakage Current vs. Voltage

# TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 6. Capacitance Variation




Figure 7. Gate-to-Source and Drain-to-Source Voltage vs. Total Gate Charge




Figure 8. Resistive Switching Time Variation vs. Gate Resistance




Figure 9. Diode Forward Voltage vs. Current





Figure 10. Maximum Rated Forward Biased Safe Operating Area

ChipFET is a trademark of Vishay Siliconix.



**ChipFET™** 

**DATE 19 MAY 2009** 


#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL
- AND VERTICAL SHALL NOT EXCEED 0.08 MM.
  DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
- NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD
- SURFACE.

	MILLIMETERS				INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.00	1.05	1.10	0.039	0.041	0.043
b	0.25	0.30	0.35	0.010	0.012	0.014
С	0.10	0.15	0.20	0.004	0.006	0.008
D	2.95	3.05	3.10	0.116	0.120	0.122
E	1.55	1.65	1.70	0.061	0.065	0.067
е	0.65 BSC				0.025 BSC	
e1	0.55 BSC				0.022 BSC	
L	0.28	0.35	0.42	0.011	0.014	0.017
HE	1.80	1.90	2.00	0.071	0.075	0.079
θ	5° NOM				5° NOM	

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:	STYLE 6:
PIN 1. DRAIN	PIN 1. SOURCE 1	PIN 1. ANODE	PIN 1. COLLECTOR	PIN 1. ANODE	PIN 1. ANODE
<ol><li>DRAIN</li></ol>	<ol><li>GATE 1</li></ol>	2. ANODE	<ol><li>COLLECTOR</li></ol>	<ol><li>ANODE</li></ol>	2. DRAIN
<ol><li>DRAIN</li></ol>	<ol><li>SOURCE 2</li></ol>	<ol><li>SOURCE</li></ol>	<ol><li>COLLECTOR</li></ol>	<ol><li>DRAIN</li></ol>	3. DRAIN
<ol><li>GATE</li></ol>	4. GATE 2	4. GATE	4. BASE	<ol><li>DRAIN</li></ol>	4. GATE
<ol><li>SOURCE</li></ol>	5. DRAIN 2	5. DRAIN	<ol><li>EMITTER</li></ol>	<ol><li>SOURCE</li></ol>	<ol><li>SOURCE</li></ol>
6. DRAIN	6. DRAIN 2	6. DRAIN	<ol><li>COLLECTOR</li></ol>	6. GATE	6. DRAIN
7. DRAIN	7. DRAIN 1	<ol><li>CATHODE</li></ol>	<ol><li>COLLECTOR</li></ol>	<ol><li>CATHODE</li></ol>	7. DRAIN
8. DRAIN	8. DRAIN 1	<ol><li>CATHODE</li></ol>	<ol><li>COLLECTOR</li></ol>	<ol><li>CATHODE</li></ol>	8. CATHODE / DRAIN

## **SOLDERING FOOTPRINT**



## **GENERIC MARKING DIAGRAM\***



= Specific Device Code XXX

М = Month Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.


## **OPTIONAL SOLDERING FOOTPRINTS ON PAGE 2**

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	ChipFET		PAGE 1 OF 2

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

**DATE 19 MAY 2009** 

## **ADDITIONAL SOLDERING FOOTPRINTS\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	ChipFET		PAGE 2 OF 2

ON Semiconductor and a retrademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales