

MOSFET - Power, Single N-Channel, Source-Down TDFN9

60 V, 1.3 mΩ, 243 A

NTMFSS1D3N06CL

Features

- Small Footprint (5x6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- These Devices are Pb-Free, Halogen-Free / BFR Free and are RoHS Compliant

Typical Applications

- DC-DC Converters
- Power Load Switch
- Notebook Battery Management
- Synchronous Rectifier

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter		Symbol	Value	Unit	
Drain-to-Source Voltage		V_{DSS}	60	V	
Gate-to-Source Voltage		V_{GS}	±20	V	
Continuous Drain	Steady	T _C = 25°C	I _D	243	Α
Current R _{0JC}	State	T _C = 100°C		153	
Power Dissipation	Steady	T _C = 25°C	P_{D}	153	W
$R_{\theta JC}$	State	T _C = 100°C		61	
Continuous Drain Cur-		T _A = 25°C	I _D	31	Α
rent R _{θJA} (Notes 1, 2)	Steady	T _C = 100°C		19	
Power Dissipation	State	T _A = 25°C	P_{D}	2.5	W
R _{θJA} (Notes 1, 2)		T _C = 100°C		1	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I _{DM}	1758	Α
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to +150	°C	
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 79 A)		E _{AS}	234	mJ	
Lead Temperature Soldering Reflow for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	0.81	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	50	

The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX	
60 V	1.3 m Ω @ 10 V	243 A	
60 V	$2.0~\text{m}\Omega$ @ $4.5~\text{V}$		



N-CHANNEL MOSFET



TDFN9 5x6 CASE 520AE

MARKING DIAGRAM

1D3N06 AYWZZ

XXXX = Specific Device Code

A = Assembly Location

Y = Year W = Work Week ZZ = Wafer Lot

ORDERING INFORMATION

Device	Package	Shipping [†]
NTMFSS1D3N06CL	TDFN9	3000 / Tape
	(Pb-Free)	& Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

^{2.} Surface-mounted on FR4 board using a 1 $\rm in^2$ pad size, 2 oz. Cu pad.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•				1		•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /	I _D = 250 μA, ref to 25°C			24		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 60 V	T _J = 25°C			10	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	= 20 V			100	nA
ON CHARACTERISTICS							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$: 250 μA	1.2		2.0	V
Threshold Temperature Coefficient	V _{GS(TH)} /T _J	I _D = 250 μA, ref	to 25°C		-5.9		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D	= 50 A		1.0	1.3	mΩ
		V _{GS} = 4.5 V, I _D	= 50 A		1.3	2.0	
Forward Transconductance	9FS	V _{DS} = 15 V, I _D	= 50 A		180		S
Gate Resistance	R_{G}	T _A = 25°C			0.6		Ω
CHARGES & CAPACITANCES							
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 30 V			8190		pF
Output Capacitance	C _{OSS}				3950		
Reverse Capacitance	C _{RSS}				25		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 30 V, I _D = 50 A			117		nC
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 30 \text{ V}, I_D = 50 \text{ A}$			53		1
Gate-to-Drain Charge	Q_{GD}				10		
Gate-to-Source Charge	Q_{GS}				22.4		
Plateau Voltage	V_{GP}				2.8		V
SWITCHING CHARACTERISTICS (Note 3)							
Turn-On Delay Time	t _{d(ON)}	V_{GS} = 4.5 V, V_{DD} = 30 V, I_{D} = 50 A, R_{G} = 2.5 Ω			19.6		ns
Rise Time	t _r				9.2		
Turn-Off Delay Time	t _{d(OFF)}				55		
Fall Time	t _f				14		1
SOURCE-TO-DRAIN DIODE CHARACTERI	STICS						
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V,	T _J = 25°C		0.79	1.2	V
		I _S = 50 A	T _J = 125°C		0.65		
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, dl/dt = 100 A/μs, I _S = 50 A			84		ns
Charge Time	t _a				43		1
Discharge Time	t _b				41		1
Reverse Recovery Charge	Q_{RR}				153		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 6. Drain-to-Source Leakage Current

vs. Voltage

Figure 5. On-Resistance Variation with

Temperature

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Safe Operating Area




Figure 12. I_{PEAK} vs. Time in Avalanche

TYPICAL CHARACTERISTICS




Figure 13. Thermal Characteristics

0.10 C

8

9

PIN 1 INDICATOR





A

5


В

SEE DETAIL A

DATE 24 NOV 2022

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 4. DIMENSIONS D1, D2, E1 AND E2 DO NOT INCLUDE MOLD FLASH.
- 5. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.




DIM	MILLIMETERS				
	MIN	NOM	MAX		
Α	0.95	1.00	1.05		
A1	0.00	0.02	0.05		
A3	().20 REF	=		
р	0.45	0.50	0.55		
D	4.90	5.00	5.10		
D2	4.10	4.30	4.50		
D3	3.16	3.26	3.36		
Е	5.90	6.00	6.10		
E2	3.90	4.00	4.10		
E3	2.95	3.05	3.15		
E4	0.18	0.28	0.38		
е	1.27 BSC				
k	1.40 REF				
L	0.75	0.85	0.95		
L1	0.18	0.28	0.38		
L3	0.50	0.60	0.70		

FRONT VIEW

TOP VIEW





LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS. PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

XXXXXX XXXXXX **AWLYWW** XXXX = Specific Device Code

= Assembly Location

WL = Wafer Lot

= Year Code

WW = Work Week Code *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON99041G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TDFN9 5x6, 1.27P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales